- Home
- Publications
- Publication Search
- Publication Details
Title
A soft-error resilient low power static random access memory cell
Authors
Keywords
-
Journal
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
Volume 109, Issue 1, Pages 187-211
Publisher
Springer Science and Business Media LLC
Online
2021-06-13
DOI
10.1007/s10470-021-01898-9
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- Low power and write-enhancement RHBD 12T SRAM cell for aerospace applications
- (2021) Govind Prasad et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Design of a Stable Low Power 11-T Static Random Access Memory Cell
- (2020) Ashish Sachdeva et al. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS
- Design of Low Power Half Select Free 10-T Static Random Access Memory cell
- (2020) Ashish Sachdeva et al. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS
- A Schmitt-trigger based low read power 12T SRAM cell
- (2020) Ashish Sachdeva et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Power optimized SRAM cell with high radiation hardened for aerospace applications
- (2020) Govind Prasad et al. MICROELECTRONICS JOURNAL
- Design of multi-cell upset immune single-end SRAM for low power applications
- (2020) Ashish Sachdeva et al. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS
- Low power self-controllable voltage level and low swing logic based 11T SRAM cell for high speed CMOS circuits
- (2018) K. Gavaskar et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- A robust, ultra low-power, data-dependent-power-supplied 11T SRAM cell with expanded read/write stabilities for internet-of-things applications
- (2018) Vishal Sharma et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Characterization of a novel 10T SRAM cell with improved data stability and delay performance for 20-nm tri-gated FinFET technology
- (2018) Mitesh Jethabhai Limachia et al. CIRCUIT WORLD
- We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance
- (2017) Le Dinh Trang Dang et al. IEEE TRANSACTIONS ON NUCLEAR SCIENCE
- Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design
- (2017) Nandakishor Yadav et al. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING
- A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist
- (2017) Shourya Gupta et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Process Corners Analysis of Data Retention Voltage (DRV) for 6T, 8T, and 10T SRAM Cells at 45 nm
- (2017) Ruchi Gupta et al. IETE JOURNAL OF RESEARCH
- Low Leakage Single Bitline 9 T (SB9T) Static Random Access Memory
- (2017) Sayeed Ahmad et al. MICROELECTRONICS JOURNAL
- Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications
- (2016) Soumitra Pal et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell
- (2016) C. B. Kushwah et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell
- (2016) Sayeed Ahmad et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Low power and robust memory circuits with asymmetrical ground gating
- (2016) Hailong Jiao et al. MICROELECTRONICS JOURNAL
- A design of low swing and multi threshold voltage based low power 12T SRAM cell
- (2015) P. Upadhyay et al. COMPUTERS & ELECTRICAL ENGINEERING
- Wireless Sensor Networks for Condition Monitoring in the Railway Industry: A Survey
- (2015) Victoria J. Hodge et al. IEEE TRANSACTIONS ON INTELLIGENT TRANSPORTATION SYSTEMS
- A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations
- (2015) Ghasem Pasandi et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20nm FinFET technologies
- (2015) Mohammad Ansari et al. INTEGRATION-THE VLSI JOURNAL
- 40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist
- (2014) Yi-Wei Chiu et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- An 8T Low-Voltage and Low-Leakage Half-Selection Disturb-Free SRAM Using Bulk-CMOS and FinFETs
- (2014) IEEE TRANSACTIONS ON ELECTRON DEVICES
- Impact of Technology Scaling on SRAM Soft Error Rates
- (2014) I. Chatterjee et al. IEEE TRANSACTIONS ON NUCLEAR SCIENCE
- A new asymmetric 6T SRAM cell with a write assist technique in 65nm CMOS technology
- (2014) Hooman Farkhani et al. MICROELECTRONICS JOURNAL
- Compact MOSFET Modeling for Process Variability-Aware VLSI Circuit Design
- (2014) Samar K. Saha IEEE Access
- Single-ended, robust 8T SRAM cell for low-voltage operation
- (2013) Liang Wen et al. MICROELECTRONICS JOURNAL
- Differential-read 8T SRAM cell with tunable access and pull-down transistors
- (2012) Liang Wen et al. ELECTRONICS LETTERS
- Leakage Characterization of 10T SRAM Cell
- (2012) A. Islam et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- A 250 mV 8 kb 40 nm Ultra-Low Power 9T Supply Feedback SRAM (SF-SRAM)
- (2011) Adam Teman et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation
- (2011) Cheng-Hung Lo et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS
- (2011) Do Anh-Tuan et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell
- (2011) A. Islam et al. MICROELECTRONICS RELIABILITY
- Efficient Design of Micro-Scale Energy Harvesting Systems
- (2011) Chao Lu et al. IEEE Journal on Emerging and Selected Topics in Circuits and Systems
- A Differential Data-Aware Power-Supplied (D$^{2}$AP) 8T SRAM Cell With Expanded Write/Read Stabilities for Lower VDDmin Applications
- (2010) Meng-Fan Chang et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- Understanding DC Behavior of Subthreshold CMOS Logic Through Closed-Form Analysis
- (2010) Massimo Alioto IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Impact of Scaling on Neutron-Induced Soft Error in SRAMs From a 250 nm to a 22 nm Design Rule
- (2010) Eishi Ibe et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- Novel Eight-Transistor SRAM cell for write power reduction
- (2010) C.M.R. Prabhu et al. IEICE Electronics Express
- A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS
- (2009) Ik Joon Chang et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs
- (2009) S.M. Jahinuzzaman et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Accurate Linear Model for SET Critical Charge Estimation
- (2009) D. Rossi et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy
- (2008) Naveen Verma et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- Characterization of a Novel Nine-Transistor SRAM Cell
- (2008) Zhiyu Liu et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Publish scientific posters with Peeref
Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.
Learn MoreFind the ideal target journal for your manuscript
Explore over 38,000 international journals covering a vast array of academic fields.
Search