Low power and write-enhancement RHBD 12T SRAM cell for aerospace applications
Published 2021 View Full Article
- Home
- Publications
- Publication Search
- Publication Details
Title
Low power and write-enhancement RHBD 12T SRAM cell for aerospace applications
Authors
Keywords
-
Journal
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
Volume -, Issue -, Pages -
Publisher
Springer Science and Business Media LLC
Online
2021-01-08
DOI
10.1007/s10470-020-01786-8
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- Design and statistical analysis of low power and high speed 10T static random access memory cell
- (2020) Govind Prasad et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- A Schmitt-trigger based low read power 12T SRAM cell
- (2020) Ashish Sachdeva et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Power optimized SRAM cell with high radiation hardened for aerospace applications
- (2020) Govind Prasad et al. MICROELECTRONICS JOURNAL
- Analytical modelling and design of 9T SRAM cell with leakage control technique
- (2019) Jitendra Kumar Mishra et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Analysis of SRAM Enhancements Through Sense Amplifier Capacitive Offset Correction and Replica Self-Timing
- (2019) Roman Fragasse et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Read Static Noise Margin Decrease of 65-nm 6-T SRAM Cell Induced by Total Ionizing Dose
- (2018) Qiwen Zheng et al. IEEE TRANSACTIONS ON NUCLEAR SCIENCE
- Compact Analytical Model to Extract Write Static Noise Margin (WSNM) for SRAM Cell at 45-nm and 65-nm Nodes
- (2018) Ruchi et al. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING
- Design of Area-Efficient and Highly Reliable RHBD 10T Memory Cell for Aerospace Applications
- (2018) Jing Guo et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Leakage Power Attack-Resilient Symmetrical 8T SRAM Cell
- (2018) Robert Giterman et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- High performance 9T adiabatic SRAM and novel stability characterization using pole zero placement
- (2018) Sunil Jadav et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Energy Efficient Single-Ended 6-T SRAM for Multimedia Applications
- (2018) Neelam Surana et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application
- (2018) Chunyu Peng et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS
- (2018) Shourya Gupta et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Quadruple Cross-Coupled Latch-Based 10T and 12T SRAM Bit-Cell Designs for Highly Reliable Terrestrial Applications
- (2018) Jianwei Jiang et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A 7T Security Oriented SRAM Bitcell
- (2018) Robert Giterman et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- Modeling and Mitigation of Static Noise Margin Variation in Subthreshold SRAM Cells
- (2017) Nan Zheng et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- We-Quatro: Radiation-Hardened SRAM Cell With Parametric Process Variation Tolerance
- (2017) Le Dinh Trang Dang et al. IEEE TRANSACTIONS ON NUCLEAR SCIENCE
- Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design
- (2017) Nandakishor Yadav et al. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING
- Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology
- (2017) Jing Guo et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist
- (2017) Shourya Gupta et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Power-Gated 9T SRAM Cell for Low-Energy Operation
- (2017) Tae Woo Oh et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-Flops
- (2017) Rajendra Bishnoi et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A Low Area Overhead NBTI/PBTI Sensor for SRAM Memories
- (2017) Maryam Karimi et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications
- (2017) Robert Giterman et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- AS8-static random access memory (SRAM): asymmetric SRAM architecture for soft error hardening enhancement
- (2017) Ihsen Alouani et al. IET Circuits Devices & Systems
- Studying the Variation Effects of Radiation Hardened Quatro SRAM Bit-Cell
- (2016) Le Dinh Trang Dang et al. IEEE TRANSACTIONS ON NUCLEAR SCIENCE
- Statistical analysis of low-power SRAM cell structure
- (2014) Govind Prasad et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Physics of Multiple-Node Charge Collection and Impacts on Single-Event Characterization and Soft Error Rate Prediction
- (2013) J. D. Black et al. IEEE TRANSACTIONS ON NUCLEAR SCIENCE
- A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability
- (2009) Shah M. Jahinuzzaman et al. IEEE TRANSACTIONS ON NUCLEAR SCIENCE
- An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs
- (2009) S.M. Jahinuzzaman et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Find Funding. Review Successful Grants.
Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.
ExplorePublish scientific posters with Peeref
Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.
Learn More