Design and investigation of stability‐ and power‐improved 11T SRAM cell for low‐power devices
Published 2022 View Full Article
- Home
- Publications
- Publication Search
- Publication Details
Title
Design and investigation of stability‐ and power‐improved 11T SRAM cell for low‐power devices
Authors
Keywords
-
Journal
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
Volume -, Issue -, Pages -
Publisher
Wiley
Online
2022-07-05
DOI
10.1002/cta.3364
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- A Reliable Low Standby Power 10T SRAM Cell With Expanded Static Noise Margins
- (2022) Erfan Abbasian et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A low‐leakage single‐bitline 9T SRAM cell with read‐disturbance removal and high writability for low‐power biomedical applications
- (2022) Erfan Abbasian et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Half‐selection disturbance free 8T low leakage SRAM cell
- (2022) Rohit Lorenzo et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Ultra-low-power and stable 10-nm FinFET 10T sub-threshold SRAM
- (2022) Erfan Abbasian et al. MICROELECTRONICS JOURNAL
- A data‐independent 9T SRAM cell with enhanced I ON /I OFF ratio and RBL voltage swing in near threshold and sub‐threshold region
- (2021) Monica Gupta et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Single bit line accessed high‐performance ultra‐low voltage operating 7T static random access memory cell with improved read stability
- (2021) Bhawna Rawat et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Single‐ended half‐select disturb‐free 11T static random access memory cell for reliable and low power applications
- (2021) Erfan Abbasian et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Design of a Schmitt-Trigger-Based 7T SRAM cell for variation resilient Low-Energy consumption and reliable internet of things applications
- (2021) Erfan Abbasian et al. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS
- A novel PVT‐variation ‐ tolerant Schmitt‐trigger‐based 12T SRAM cell with improved write ability and high I ON /I OFF ratio in sub‐threshold region
- (2021) Monica Gupta et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Performance evaluation of GNRFET and TMDFET devices in static random access memory cells design
- (2021) Erfan Abbasian et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Radiation‐hardened read‐decoupled low‐power 12T SRAM for space applications
- (2021) Soumitra Pal et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- One-Sided Schmitt-Trigger-Based 9T SRAM Cell for Near-Threshold Operation
- (2020) Keonhee Cho et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Design and statistical analysis of low power and high speed 10T static random access memory cell
- (2020) Govind Prasad et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Half-select free bit-line sharing 12T SRAM with double-adjacent bits soft error correction and a reconfigurable FPGA for low-power applications
- (2019) Vishal Sharma et al. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS
- TFET-Based Robust 7T SRAM Cell for Low Power Application
- (2019) Sayeed Ahmad et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- Characterization of Half-Select Free Write Assist 9T SRAM Cell
- (2019) Soumitra Pal et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage Operations
- (2019) Yajuan He et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Half-Select-Free Low-Power Dynamic Loop-Cutting Write Assist SRAM Cell for Space Applications
- (2019) Soumitra Pal et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- A 0.2 V 32-Kb 10T SRAM With 41 nW Standby Power for IoT Applications
- (2018) Yung-Chen Chien et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Low Leakage Fully Half-Select-Free Robust SRAM Cells with BTI Reliability Analysis
- (2018) Sayeed Ahmad et al. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY
- Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS
- (2018) Shourya Gupta et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Half-Select Free and Bit-Line Sharing 9T SRAM for Reliable Supply Voltage Scaling
- (2017) Kyungho Shin et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design
- (2017) Nandakishor Yadav et al. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING
- Power-Gated 9T SRAM Cell for Low-Energy Operation
- (2017) Tae Woo Oh et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- 9-T SRAM Cell for Reliable Ultralow-Power Applications and Solving Multibit Soft-Error Issue
- (2016) Soumitra Pal et al. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY
- Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell
- (2016) Sayeed Ahmad et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement
- (2015) Bo Wang et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Low-Power Multiport SRAM With Cross-Point Write Word-Lines, Shared Write Bit-Lines, and Shared Write Row-Access Transistors
- (2014) Dao-Ping Wang et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- An 8T Low-Voltage and Low-Leakage Half-Selection Disturb-Free SRAM Using Bulk-CMOS and FinFETs
- (2014) IEEE TRANSACTIONS ON ELECTRON DEVICES
- A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing Tracing
- (2012) Ming-Hsien Tu et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS
- (2011) Do Anh-Tuan et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design
- (2011) Jaydeep P. Kulkarni et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS
- (2009) Ik Joon Chang et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
Publish scientific posters with Peeref
Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.
Learn MoreCreate your own webinar
Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.
Create Now