标题
A Schmitt-trigger based low read power 12T SRAM cell
作者
关键词
-
出版物
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
Volume -, Issue -, Pages -
出版商
Springer Science and Business Media LLC
发表日期
2020-09-26
DOI
10.1007/s10470-020-01718-6
参考文献
相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。- Design of a Stable Low Power 11-T Static Random Access Memory Cell
- (2020) Ashish Sachdeva et al. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS
- One-Sided Schmitt-Trigger-Based 9T SRAM Cell for Near-Threshold Operation
- (2020) Keonhee Cho et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Design of Low Power Half Select Free 10-T Static Random Access Memory cell
- (2020) Ashish Sachdeva et al. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS
- An improved read-assist energy efficient single ended P-P-N based 10T SRAM cell for wireless sensor network
- (2019) Prachi Sanvale et al. MICROELECTRONICS JOURNAL
- Internal write-back and read-before-write schemes to eliminate the disturbance to the half-selected cells in SRAMs
- (2018) Ghasem Pasandi et al. IET Circuits Devices & Systems
- Low power self-controllable voltage level and low swing logic based 11T SRAM cell for high speed CMOS circuits
- (2018) K. Gavaskar et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- A robust, ultra low-power, data-dependent-power-supplied 11T SRAM cell with expanded read/write stabilities for internet-of-things applications
- (2018) Vishal Sharma et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Characterization of a novel 10T SRAM cell with improved data stability and delay performance for 20-nm tri-gated FinFET technology
- (2018) Mitesh Jethabhai Limachia et al. CIRCUIT WORLD
- Suppression of Switching Crosstalk and Voltage Oscillations in a SiC MOSFET Based Half-Bridge Converter
- (2018) Haider Zaman et al. Energies
- Stable, Reliable, and Bit-Interleaving 12T SRAM for Space Applications: A Device Circuit Co-Design
- (2017) Nandakishor Yadav et al. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING
- A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist
- (2017) Shourya Gupta et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Process Corners Analysis of Data Retention Voltage (DRV) for 6T, 8T, and 10T SRAM Cells at 45 nm
- (2017) Ruchi Gupta et al. IETE JOURNAL OF RESEARCH
- Low Leakage Single Bitline 9 T (SB9T) Static Random Access Memory
- (2017) Sayeed Ahmad et al. MICROELECTRONICS JOURNAL
- Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications
- (2016) Soumitra Pal et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell
- (2016) C. B. Kushwah et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell
- (2016) Sayeed Ahmad et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A design of low swing and multi threshold voltage based low power 12T SRAM cell
- (2015) P. Upadhyay et al. COMPUTERS & ELECTRICAL ENGINEERING
- A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations
- (2015) Ghasem Pasandi et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20nm FinFET technologies
- (2015) Mohammad Ansari et al. INTEGRATION-THE VLSI JOURNAL
- An 8T Low-Voltage and Low-Leakage Half-Selection Disturb-Free SRAM Using Bulk-CMOS and FinFETs
- (2014) IEEE TRANSACTIONS ON ELECTRON DEVICES
- A new asymmetric 6T SRAM cell with a write assist technique in 65nm CMOS technology
- (2014) Hooman Farkhani et al. MICROELECTRONICS JOURNAL
- Differential-read 8T SRAM cell with tunable access and pull-down transistors
- (2012) Liang Wen et al. ELECTRONICS LETTERS
- Leakage Characterization of 10T SRAM Cell
- (2012) A. Islam et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation
- (2011) Cheng-Hung Lo et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design
- (2011) Jaydeep P. Kulkarni et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell
- (2011) A. Islam et al. MICROELECTRONICS RELIABILITY
- A Differential Data-Aware Power-Supplied (D$^{2}$AP) 8T SRAM Cell With Expanded Write/Read Stabilities for Lower VDDmin Applications
- (2010) Meng-Fan Chang et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- Novel Eight-Transistor SRAM cell for write power reduction
- (2010) C.M.R. Prabhu et al. IEICE Electronics Express
- A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS
- (2009) Ik Joon Chang et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs
- (2009) S.M. Jahinuzzaman et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy
- (2008) Naveen Verma et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- Characterization of a Novel Nine-Transistor SRAM Cell
- (2008) Zhiyu Liu et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Discover Peeref hubs
Discuss science. Find collaborators. Network.
Join a conversationAsk a Question. Answer a Question.
Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.
Get Started