标题
Design of Low Power Half Select Free 10-T Static Random Access Memory cell
作者
关键词
-
出版物
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS
Volume -, Issue -, Pages -
出版商
World Scientific Pub Co Pte Lt
发表日期
2020-07-07
DOI
10.1142/s0218126621500730
参考文献
相关参考文献
注意:仅列出部分参考文献,下载原文获取全部文献信息。- A Transmission Gate Based 9T SRAM cell For Variation Resilient Low Power and Reliable IoT Applications
- (2019) Soumitra Pal et al. IET Circuits Devices & Systems
- Characterization of Half-Select Free Write Assist 9T SRAM Cell
- (2019) Soumitra Pal et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- A highly stable reliable SRAM cell design for low power applications
- (2019) Soumitra Pal et al. MICROELECTRONICS RELIABILITY
- A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted Wordline in 65-nm CMOS Technology
- (2018) Morteza Nabavi et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- Internal write-back and read-before-write schemes to eliminate the disturbance to the half-selected cells in SRAMs
- (2018) Ghasem Pasandi et al. IET Circuits Devices & Systems
- A robust, ultra low-power, data-dependent-power-supplied 11T SRAM cell with expanded read/write stabilities for internet-of-things applications
- (2018) Vishal Sharma et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist
- (2017) Shourya Gupta et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Process Corners Analysis of Data Retention Voltage (DRV) for 6T, 8T, and 10T SRAM Cells at 45 nm
- (2017) Ruchi Gupta et al. IETE JOURNAL OF RESEARCH
- Low Leakage Single Bitline 9 T (SB9T) Static Random Access Memory
- (2017) Sayeed Ahmad et al. MICROELECTRONICS JOURNAL
- 9-T SRAM Cell for Reliable Ultralow-Power Applications and Solving Multibit Soft-Error Issue
- (2016) Soumitra Pal et al. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY
- Low-power half-select free single-ended 10 transistor SRAM cell
- (2016) Anubhav Sinha et al. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS
- An 8T Low-Voltage and Low-Leakage Half-Selection Disturb-Free SRAM Using Bulk-CMOS and FinFETs
- (2014) IEEE TRANSACTIONS ON ELECTRON DEVICES
- A new asymmetric 6T SRAM cell with a write assist technique in 65nm CMOS technology
- (2014) Hooman Farkhani et al. MICROELECTRONICS JOURNAL
- P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation
- (2011) Cheng-Hung Lo et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell
- (2011) A. Islam et al. MICROELECTRONICS RELIABILITY
- An Analytical Model for Soft Error Critical Charge of Nanometric SRAMs
- (2009) S.M. Jahinuzzaman et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy
- (2008) Naveen Verma et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
Add your recorded webinar
Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.
Upload NowAsk a Question. Answer a Question.
Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.
Get Started