Design of a Highly Stable and Robust 10T SRAM Cell for Low-Power Portable Applications
Published 2022 View Full Article
- Home
- Publications
- Publication Search
- Publication Details
Title
Design of a Highly Stable and Robust 10T SRAM Cell for Low-Power Portable Applications
Authors
Keywords
-
Journal
CIRCUITS SYSTEMS AND SIGNAL PROCESSING
Volume -, Issue -, Pages -
Publisher
Springer Science and Business Media LLC
Online
2022-05-28
DOI
10.1007/s00034-022-02054-y
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- A Schmitt-Trigger-Based Low-Voltage 11 T SRAM Cell for Low-Leakage in 7-nm FinFET Technology
- (2022) Erfan Abbasian et al. CIRCUITS SYSTEMS AND SIGNAL PROCESSING
- A Reliable Low Standby Power 10T SRAM Cell With Expanded Static Noise Margins
- (2022) Erfan Abbasian et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A low‐leakage single‐bitline 9T SRAM cell with read‐disturbance removal and high writability for low‐power biomedical applications
- (2022) Erfan Abbasian et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Correction: A 9T high-stable and Low-Energy Half-Select-Free SRAM Cell Design using TMDFETs
- (2022) Erfan Abbasian et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Ultra-low-power and stable 10-nm FinFET 10T sub-threshold SRAM
- (2022) Erfan Abbasian et al. MICROELECTRONICS JOURNAL
- Single‐ended half‐select disturb‐free 11T static random access memory cell for reliable and low power applications
- (2021) Erfan Abbasian et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Design of a Schmitt-Trigger-Based 7T SRAM cell for variation resilient Low-Energy consumption and reliable internet of things applications
- (2021) Erfan Abbasian et al. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS
- Performance evaluation of GNRFET and TMDFET devices in static random access memory cells design
- (2021) Erfan Abbasian et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Single Bit-line 11T SRAM Cell for Low Power and Improved Stability
- (2020) Rohit Lorenzo et al. IET Computers and Digital Techniques
- One-Sided Schmitt-Trigger-Based 9T SRAM Cell for Near-Threshold Operation
- (2020) Keonhee Cho et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A variation-aware design for storage cells using Schottky-barrier-type GNRFETs
- (2020) Erfan Abbasian et al. Journal of Computational Electronics
- Characterization of Half-Select Free Write Assist 9T SRAM Cell
- (2019) Soumitra Pal et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage Operations
- (2019) Yajuan He et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted Wordline in 65-nm CMOS Technology
- (2018) Morteza Nabavi et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- Low Leakage Fully Half-Select-Free Robust SRAM Cells with BTI Reliability Analysis
- (2018) Sayeed Ahmad et al. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY
- Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS
- (2018) Shourya Gupta et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- 10T SRAM Using Half- $V_{\text {DD}}$ Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage
- (2017) Naeem Maroof et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Power-Gated 9T SRAM Cell for Low-Energy Operation
- (2017) Tae Woo Oh et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Low Leakage Single Bitline 9 T (SB9T) Static Random Access Memory
- (2017) Sayeed Ahmad et al. MICROELECTRONICS JOURNAL
- Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell
- (2016) Sayeed Ahmad et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS
- (2011) Do Anh-Tuan et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design
- (2011) Jaydeep P. Kulkarni et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
Discover Peeref hubs
Discuss science. Find collaborators. Network.
Join a conversationBecome a Peeref-certified reviewer
The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.
Get Started