A systematic analysis of power saving techniques for wireless network-on-chip architectures

Title
A systematic analysis of power saving techniques for wireless network-on-chip architectures
Authors
Keywords
Wireless NoC, Power saving, Energy efficiency, Power gating, DVFS
Journal
JOURNAL OF SYSTEMS ARCHITECTURE
Volume 126, Issue -, Pages 102485
Publisher
Elsevier BV
Online
2022-04-01
DOI
10.1016/j.sysarc.2022.102485

Ask authors/readers for more resources

Reprint

Contact the author

Add your recorded webinar

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now

Ask a Question. Answer a Question.

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started