Three-Dimensional Stacked Nanophotonic Network-on-Chip Architecture with Minimal Reconfiguration

Title
Three-Dimensional Stacked Nanophotonic Network-on-Chip Architecture with Minimal Reconfiguration
Authors
Keywords
-
Journal
IEEE TRANSACTIONS ON COMPUTERS
Volume 63, Issue 1, Pages 243-255
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2012-08-02
DOI
10.1109/tc.2012.183

Ask authors/readers for more resources

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started