Reconfigurable on-chip interconnection networks for high performance embedded SoC design

Published 2020 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
Reconfigurable on-chip interconnection networks for high performance embedded SoC design
Authors
Keywords
Reconfigurable on-chip networks, NoC router, Router and switch layers, High-performance NoCs, Network architecture and design
Journal
JOURNAL OF SYSTEMS ARCHITECTURE
Volume 106, Issue -, Pages 101711
Publisher
Elsevier BV
Online
2020-01-14
DOI
10.1016/j.sysarc.2020.101711

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Find Funding. Review Successful Grants.

Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.

Explore

Add your recorded webinar

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.