4.6 Article

Unveiling Resistance Switching Mechanisms in Undoped HfOx Ferroelectric Tunnel Junction Using Low-Frequency Noise Spectroscopy

Journal

IEEE ELECTRON DEVICE LETTERS
Volume 44, Issue 2, Pages 345-348

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2022.3231809

Keywords

Iron; Hafnium oxide; Switches; Resistance; Spectroscopy; 1; f noise; Tunneling; Ferroelectric tunnel junction (FTJ); low-frequency noise (LFN); resistive random-access memory (RRAM)

Ask authors/readers for more resources

We demonstrate that the resistance switching of an undoped hafnium oxide-based ferroelectric tunnel junction is influenced by both ferroelectric domain switching and the redistribution of oxygen vacancies within the hafnium oxide. The resistance switching mechanism varies depending on the program bias applied to the tunnel junction. Through low-frequency noise spectroscopy, we present a precise method for distinguishing two distinct resistance switching processes intrinsic to the tunnel junction.
We demonstrate that the resistance switching (RS) of an undoped hafnium oxide (HfOx)-based ferroelectric tunnel junction (FTJ) is affected not only by ferroelectric domain switching of HfOx but also by the redistribution of oxygen vacancies inside HfOx, known as the working principle of resistive random-access memory. It is revealed that the RS mechanism varies depending on the program bias applied to FTJ. Through low-frequency noise spectroscopy, a precise method for distinguishing two distinct RS processes intrinsic to FTJ is presented.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

Article Engineering, Electrical & Electronic

Demonstration of Pulse Width Modulation Function Using Single Positive Feedback Device for Neuron

Sung Yun Woo, Dongseok Kwon, Byung-Gook Park, Jong-Ho Lee, Jong-Ho Bae

Summary: A positive-feedback (PF) device and its operation scheme for implementing pulse width modulation (PWM) function were demonstrated. By adjusting the charge stored in the n(-) floating body (Q(n)), the potential of the floating body changes linearly with time. The voltage-to-pulse width conversion for PWM function was achieved by utilizing the linear time-varying property of Q(n) and the gate bias dependency of Q(th). This approach allows for the reduction of the area required for a PWM neuron.

IEEE ELECTRON DEVICE LETTERS (2023)

Article Engineering, Electrical & Electronic

Effect of Carrier Transport Process on Tunneling Electroresistance in Ferroelectric Tunnel Junction

Ryun-Han Koo, Wonjun Shin, Kyung Kyu Min, Dongseok Kwon, Dae Hwan Kim, Jae-Joon Kim, Daewoong Kwon, Jong-Ho Lee

Summary: We investigate the effects of temperature and the number of cycles on remnant polarization and carrier transport process to determine the factors that determine the tunneling electroresistance (TER) of the ferroelectric tunnel junction (FTJ). Our fabricated FTJs have a metal/ferroelectric/insulator/semiconductor structure. It is found that the remnant polarization increases with increasing temperature and number of cycles due to oxygen vacancy redistribution. However, the increased remnant polarization does not improve the TER ratio at higher temperature and number of cycles. Using current-voltage characterization and low-frequency noise spectroscopy, we reveal that the carrier transport process at the interface between the ferroelectric and dielectric layers plays a more important role in determining the TER ratio than remnant polarization.

IEEE ELECTRON DEVICE LETTERS (2023)

Article Engineering, Electrical & Electronic

Power and Area-Efficient XNOR-AND Hybrid Binary Neural Networks Using TFT-Type Synaptic Device

In-Seok Lee, Hyeongsu Kim, Min-Kyu Park, Joon Hwang, Ryun-Han Koo, Jae-Joon Kim, Jong-Ho Lee

Summary: This study proposes a novel XNOR-AND hybrid binary neural network (BNN) using a TFT-type synaptic device to reduce the area and power consumption of the synaptic array. Replacing some parts of the network from the XNOR operation to the AND operation allows for expressing weight and input with a single cell and single word line. When replacing the operation of the fully-connected (FC) layer with the AND operation, the accuracy of VGG9 BNN for CIFAR-10 datasets drops by approximately 1%, while the number of cells in the synaptic array decreases by 33.7%. Utilizing the previously proposed TFT-type synaptic devices, the proposed method reduces power consumption by around 25%.

IEEE ELECTRON DEVICE LETTERS (2023)

Article Engineering, Electrical & Electronic

Cointegration of the TFT-Type AND Flash Synaptic Array and CMOS Circuits for a Hardware-Based Neural Network

Min-Kyu Park, Won-Mook Kang, Ryun-Han Koo, Jeong-Hyun Kim, Joon Hwang, Jong-Ho Bae, Jae-Joon Kim, Jong-Ho Lee

Summary: This study proposes and verifies a novel method of integrating an AND-type flash synaptic array with CMOS circuits. By reducing the number of masks and fabrication steps, the proposed method successfully integrates the synaptic array and CMOS peripheral circuits on a single wafer. This research is of great significance for the efficient implementation of hardware-based neural networks.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2023)

Article Engineering, Electrical & Electronic

Neuromorphic Computing Using Random Synaptic Feedback Weights for Error Backpropagation in NAND Flash Memory-Based Synaptic Devices

Sung-Tae Lee, Jong-Ho Lee

Summary: This work proposes using separate synaptic string arrays for error backpropagation in NAND flash memory-based synaptic architecture. Forward and backward propagations are processed in separate synaptic devices in forward and backward synaptic arrays. The optimal conductance response is investigated, and reliability characteristics are verified. Hardware-based neural networks with random synaptic weight achieve a high inference accuracy comparable to that of transposed weight. The proposed on-chip learning scheme maintains high inference accuracy even with increasing device variation.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2023)

Article Physics, Applied

Super-steep synapses based on positive feedback devices for reliable binary neural networks

Dongseok Kwon, Hyeongsu Kim, Kyu-Ho Lee, Joon Hwang, Wonjun Shin, Jong-Ho Bae, Sung Yun Woo, Jong-Ho Lee

Summary: This work proposes positive feedback (PF) device-based synaptic devices for reliable binary neural networks (BNNs). The fabricated PF device shows a high on/off current ratio (2.69 x 10(7)) due to PF operation. The PF device has a charge-trap layer for adjusting the turn-on voltage (V-on) through program/erase operations and implementing long-term memory function. The steep switching characteristics of the PF device provide tolerance to retention time and turn-on voltage variation, enabling high accuracy (88.44% for CIFAR-10 image classification) in hardware-based BNNs using PF devices as synapses.

APPLIED PHYSICS LETTERS (2023)

Article Physics, Applied

Low-frequency noise characteristics of indium-gallium-zinc oxide ferroelectric thin-film transistors with metal-ferroelectric-metal-insulator-semiconductor structure

Wonjun Shin, Eun Chan Park, Ryun-Han Koo, Dongseok Kwon, Daewoong Kwon, Jong-Ho Lee

Summary: We investigate the low-frequency noise characteristics of indium-gallium-zinc oxide ferroelectric thin-film transistors (FeTFTs) with a metal-ferroelectric-metal-insulator-semiconductor (MFMIS) structure. The noise generation mechanism differs depending on the operation region and metal-to-FE area ratios (A(M)/A(F)). Excess noise in the low I-D region is observed in the MFMIS FeTFTs with A(M)/A(F) of 4 and 6 due to carrier mobility fluctuations. In the high I-D region, the carrier number fluctuation generates the 1/f noise of the devices regardless of the A(M)/A(F).

APPLIED PHYSICS LETTERS (2023)

Article Engineering, Electrical & Electronic

Optimizing Post-Metal Annealing Temperature Considering Different Resistive Switching Mechanisms in Ferroelectric Tunnel Junction

Ryun-Han Koo, Wonjun Shin, Kyung Kyu Min, Dongseok Kwon, Jae-Joon Kim, Daewoong Kwon, Jong-Ho Lee

Summary: We investigate the effect of post-metal annealing temperature (T-PMA) on ferroelectric (FE) resistive switching (RS) and non-FE RS in HfOx ferroelectric tunnel junctions. Through conductance analysis and low frequency noise spectroscopy, the effects of T-PMA on RS mechanisms are demonstrated. It is revealed that the non FE RS, redistribution of oxygen vacancies, is suppressed with an increase in T-PMA. The effects of different RS mechanisms on the tunneling electroresistance and cycling endurance characteristics are systematically investigated.

IEEE ELECTRON DEVICE LETTERS (2023)

Article Physics, Applied

Observation of interface trap reduction in fluoropolymer dielectric organic transistors by low-frequency noise spectroscopy

Wonjun Shin, Jihyun Shin, Jong-Ho Lee, Hocheon Yoo, Sung-Tae Lee

Summary: This study investigates the low-frequency noise characteristics of a 2,7-dioctyl[1]benzothieno[3,2-b][1]benzothiophene organic thin-film transistor (OTFT) with a CYTOP dielectric layer. The fabricated OTFT displays 1/f noise, which can be explained by a carrier number fluctuation model. Furthermore, the volume trap density (N-T) of the gate dielectric is quantitatively evaluated and compared with a transistor using a SiO2 dielectric layer. The results indicate that the hydrophilic nature of the dielectric layer strongly affects the N-T, with CYTOP having a lower N-T than SiO2.

APPLIED PHYSICS LETTERS (2023)

Article Multidisciplinary Sciences

Reconfigurable neuromorphic computing block through integration of flash synapse arrays and super-steep neurons

Dongseok Kwon, Sung Yun Woo, Kyu-Ho Lee, Joon Hwang, Hyeongsu Kim, Sung-Ho Park, Wonjun Shin, Jong-Ho Bae, Jae-Joon Kim, Jong-Ho Lee

Summary: In this work, a reconfigurable neuromorphic computing (NC) block using a flash-type synapse array, emerging positive feedback (PF) neuron devices, and CMOS peripheral circuits is proposed and experimentally demonstrated. The flash memory enables easy calibration of the NC block for output signals, and the super-steep switching characteristics of the PF neuron device reduce the area overhead of the NC block. The NC block shows high energy efficiency (37.9 TOPS/W) and high accuracy (91.80%) for CIFAR-10 image classification, outperforming previous works. This work showcases the engineering potential of integrating synapses and neurons in terms of system efficiency and high performance.

SCIENCE ADVANCES (2023)

Article Automation & Control Systems

1/f Noise in Synaptic Ferroelectric Tunnel Junction: Impact on Convolutional Neural Network

Wonjun Shin, Kyung Kyu Min, Jong-Ho Bae, Jaehyeon Kim, Ryun-Han Koo, Dongseok Kwon, Jae-Joon Kim, Daewoong Kwon, Jong-Ho Lee

Summary: In recent years, the development of neuromorphic computing has faced the limitations of von Neumann architecture. Therefore, there is a growing demand for high-performance synaptic devices that possess high switching speeds, low power consumption, and multilevel conductance. Among various synaptic devices, ferroelectric tunnel junctions (FTJs) have emerged as promising candidates. While previous studies have focused on improving the reliability of FTJs to enhance synaptic behavior, the low-frequency noise (LFN) of FTJs and its impact on the learning accuracy in neuromorphic computing have not been thoroughly investigated. This study explores the LFN characteristics of FTJs fabricated on n- and p-type Si and evaluates the impact of 1/f noise on the learning accuracy of convolutional neural networks (CNNs). The results demonstrate that FTJs on p-type Si exhibit significantly lower 1/f noise than those on n-type Si. Consequently, the FTJs on p-type Si achieve a significantly higher learning accuracy (86.26%) compared to those on n-type Si (78.70%) due to their low-noise properties. This study provides valuable insights into the LFN characteristics of FTJs and offers a potential solution to enhance the performance of synaptic devices by drastically reducing 1/f noise.

ADVANCED INTELLIGENT SYSTEMS (2023)

Article Computer Science, Artificial Intelligence

Efficient Hybrid Training Method for Neuromorphic Hardware Using Analog Nonvolatile Memory

Dongseok Kwon, Sung Yun Woo, Joon Hwang, Hyeongsu Kim, Jong-Ho Bae, Wonjun Shin, Byung-Gook Park, Jong-Ho Lee

Summary: Neuromorphic hardware using nonvolatile analog synaptic devices can reduce energy and time consumption for large-scale vector-matrix multiplication operations. However, existing training methods have reduced accuracy and high training costs. This study proposes a novel hybrid training method that efficiently trains the hardware using nonvolatile analog memory cells, demonstrating high performance in the fabricated hardware.

IEEE TRANSACTIONS ON NEURAL NETWORKS AND LEARNING SYSTEMS (2023)

No Data Available