Design, fabrication, and performance analysis of GaN vertical electron transistors with a buried p/n junction

Title
Design, fabrication, and performance analysis of GaN vertical electron transistors with a buried p/n junction
Authors
Keywords
-
Journal
APPLIED PHYSICS LETTERS
Volume 106, Issue 18, Pages 183502
Publisher
AIP Publishing
Online
2015-05-06
DOI
10.1063/1.4919866

Ask authors/readers for more resources

Publish scientific posters with Peeref

Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.

Learn More

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now