IET Computers and Digital Techniques
Note: The following journal information is for reference only. Please check the journal website for updated information prior to submission.
Journal Title
IET Computers and Digital Techniques
IET COMPUT DIGIT TEC
ISSN / eISSN
1751-8601 / 1751-861X
Aims and Scope
IET Computers & Digital Techniques publishes technical papers describing recent research and development work in all aspects of digital system-on-chip design and test of electronic and embedded systems, including the development of design automation tools (methodologies, algorithms and architectures). Papers based on the problems associated with the scaling down of CMOS technology are particularly welcome. It is aimed at researchers, engineers and educators in the fields of computer and digital systems design and test.
The key subject areas of interest are:
Design Methods and Tools: CAD/EDA tools, hardware description languages, high-level and architectural synthesis, hardware/software co-design, platform-based design, 3D stacking and circuit design, system on-chip architectures and IP cores, embedded systems, logic synthesis, low-power design and power optimisation.
Simulation, Test and Validation: electrical and timing simulation, simulation based verification, hardware/software co-simulation and validation, mixed-domain technology modelling and simulation, post-silicon validation, power analysis and estimation, interconnect modelling and signal integrity analysis, hardware trust and security, design-for-testability, embedded core testing, system-on-chip testing, on-line testing, automatic test generation and delay testing, low-power testing, reliability, fault modelling and fault tolerance.
Processor and System Architectures: many-core systems, general-purpose and application specific processors, computational arithmetic for DSP applications, arithmetic and logic units, cache memories, memory management, co-processors and accelerators, systems and networks on chip, embedded cores, platforms, multiprocessors, distributed systems, communication protocols and low-power issues.
Configurable Computing: embedded cores, FPGAs, rapid prototyping, adaptive computing, evolvable and statically and dynamically reconfigurable and reprogrammable systems, reconfigurable hardware.
Design for variability, power and aging: design methods for variability, power and aging aware design, memories, FPGAs, IP components, 3D stacking, energy harvesting.
Case Studies: emerging applications, applications in industrial designs, and design frameworks.
The key subject areas of interest are:
Design Methods and Tools: CAD/EDA tools, hardware description languages, high-level and architectural synthesis, hardware/software co-design, platform-based design, 3D stacking and circuit design, system on-chip architectures and IP cores, embedded systems, logic synthesis, low-power design and power optimisation.
Simulation, Test and Validation: electrical and timing simulation, simulation based verification, hardware/software co-simulation and validation, mixed-domain technology modelling and simulation, post-silicon validation, power analysis and estimation, interconnect modelling and signal integrity analysis, hardware trust and security, design-for-testability, embedded core testing, system-on-chip testing, on-line testing, automatic test generation and delay testing, low-power testing, reliability, fault modelling and fault tolerance.
Processor and System Architectures: many-core systems, general-purpose and application specific processors, computational arithmetic for DSP applications, arithmetic and logic units, cache memories, memory management, co-processors and accelerators, systems and networks on chip, embedded cores, platforms, multiprocessors, distributed systems, communication protocols and low-power issues.
Configurable Computing: embedded cores, FPGAs, rapid prototyping, adaptive computing, evolvable and statically and dynamically reconfigurable and reprogrammable systems, reconfigurable hardware.
Design for variability, power and aging: design methods for variability, power and aging aware design, memories, FPGAs, IP components, 3D stacking, energy harvesting.
Case Studies: emerging applications, applications in industrial designs, and design frameworks.
Subject Area
COMPUTER SCIENCE, HARDWARE & ARCHITECTURE
COMPUTER SCIENCE, THEORY & METHODS
CiteScore
2.70
View Trend
CiteScore Ranking
| Category | Quartile | Rank |
|---|---|---|
| Engineering - Electrical and Electronic Engineering | Q3 | #415/738 |
| Engineering - Software | Q3 | #267/404 |
| Engineering - Hardware and Architecture | Q3 | #116/169 |
Web of Science Core Collection
| Science Citation Index Expanded (SCIE) | Social Sciences Citation Index (SSCI) |
|---|---|
| Indexed | - |
| Category (Journal Citation Reports 2023) | Quartile |
|---|---|
| COMPUTER SCIENCE, HARDWARE & ARCHITECTURE - SCIE | Q4 |
| COMPUTER SCIENCE, THEORY & METHODS - SCIE | Q3 |
H-index
40
Country/Area of Publication
ENGLAND
Publisher
Wiley
Publication Frequency
Bi-monthly
Year Publication Started
2007
Annual Article Volume
11
Open Access
YES
Contact
WILEY, 111 RIVER ST, HOBOKEN, USA, NJ, 07030-5774
Publish scientific posters with Peeref
Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.
Learn MoreCreate your own webinar
Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.
Create Now