An 8-T Processing-in-Memory SRAM Cell-Based Pixel-Parallel Array Processor for Vision Chips
Published 2023 View Full Article
- Home
- Publications
- Publication Search
- Publication Details
Title
An 8-T Processing-in-Memory SRAM Cell-Based Pixel-Parallel Array Processor for Vision Chips
Authors
Keywords
-
Journal
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
Volume 70, Issue 11, Pages 4249-4259
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2023-09-16
DOI
10.1109/tcsi.2023.3311206
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- A Fully Digital SRAM-Based Four-Layer In-Memory Computing Unit Achieving Multiplication Operations and Results Store
- (2023) Zhiting Lin et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- ViP: A Hierarchical Parallel Vision Processor for Hybrid Vision Chip
- (2022) Xuemin Zheng et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- A Programmable and Flexible Vision Processor
- (2022) Qian Luo et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- MR-PIPA: An Integrated Multilevel RRAM (HfO x )-Based Processing-In-Pixel Accelerator
- (2022) Minhaz Abedin et al. IEEE Journal on Exploratory Solid-State Computational Devices and Circuits
- Colonnade: A Reconfigurable SRAM-Based Digital Bit-Serial Compute-In-Memory Macro for Processing Neural Networks
- (2021) Hyunjoon Kim et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A Charge-Domain Scalable-Weight In-Memory Computing Macro With Dual-SRAM Architecture for Precision-Scalable DNN Accelerators
- (2021) Eunyoung Lee et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Senputing: An Ultra-Low-Power Always-On Vision Perception Chip Featuring the Deep Fusion of Sensing and Computing
- (2021) Han Xu et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- IMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM Array
- (2020) Mustafa Ali et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- MACSen: A Processing-In-Sensor Architecture Integrating MAC Operations Into Image Sensor for Ultra-Low-Power BNN-Based Intelligent Visual Perception
- (2020) Han Xu et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices
- (2019) Yu-Hsin Chen et al. IEEE Journal on Emerging and Selected Topics in Circuits and Systems
- A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing
- (2019) Jingcheng Wang et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A Heterogeneous Parallel Processor for High-Speed Vision Chip
- (2018) Jie Yang et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY
- X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories
- (2018) Amogh Agrawal et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A Low-Power Vision System With Adaptive Background Subtraction and Image Segmentation for Unusual Event Detection
- (2018) IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- CONV-SRAM: An Energy-Efficient SRAM With In-Memory Dot-Product Computation for Low-Power Convolutional Neural Networks
- (2018) Avishek Biswas et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A 1000 frames/s Vision Chip Using Scalable Pixel-Neighborhood-Level Parallel Processing
- (2017) Joseph A. Schmitz et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nm
- (2017) Aaron Stillmaker et al. INTEGRATION-THE VLSI JOURNAL
- High speed vision processor with reconfigurable processing element array based on full-custom distributed memory
- (2016) Zhe Chen et al. JAPANESE JOURNAL OF APPLIED PHYSICS
- Spin-Transfer Torque Magnetic Memory as a Stochastic Memristive Synapse for Neuromorphic Systems
- (2015) Adrien F. Vincent et al. IEEE Transactions on Biomedical Circuits and Systems
- A 1000 fps Vision Chip Based on a Dynamically Reconfigurable Hybrid Architecture Comprising a PE Array Processor and Self-Organizing Map Neural Network
- (2014) Cong Shi et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A 33 $\mu$W 64$\,\times\,$64 Pixel Vision Sensor Embedding Robust Dynamic Background Subtraction for Event Detection and Scene Interpretation
- (2013) Nicola Cottini et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- An Analog Sub-Miliwatt CMOS Image Sensor With Pixel-Level Convolution Processing
- (2013) W. Jendernalik et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A Programmable Vision Chip Based on Multiple Levels of Parallel Processors
- (2011) Wancheng Zhang et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A SIMD Cellular Processor Array Vision Chip With Asynchronous Processing Capabilities
- (2011) Alexey Lopich et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Phase Change Memory
- (2010) H.-S. Philip Wong et al. PROCEEDINGS OF THE IEEE
- iVisual: An Intelligent Visual Sensor SoC With 2790 fps CMOS Image Sensor and 205 GOPS/W Vision Processor
- (2009) Chih-Chi Cheng et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A CMOS Imager With a Programmable Bit-Serial Column-Parallel SIMD/MIMD Processor
- (2009) Hirofumi Yamashita et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- A Programmable SIMD Vision Chip for Real-Time Vision Applications
- (2008) Wei Miao et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
Add your recorded webinar
Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.
Upload NowBecome a Peeref-certified reviewer
The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.
Get Started