MR-PIPA: An Integrated Multilevel RRAM (HfO x )-Based Processing-In-Pixel Accelerator

Title
MR-PIPA: An Integrated Multilevel RRAM (HfO x )-Based Processing-In-Pixel Accelerator
Authors
Keywords
-
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2022-09-29
DOI
10.1109/jxcdc.2022.3210509

Ask authors/readers for more resources

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started