Design of an Efficient Charge-Trapping Layer with a Built-In Tunnel Barrier for Reliable Organic-Transistor Memory

Title
Design of an Efficient Charge-Trapping Layer with a Built-In Tunnel Barrier for Reliable Organic-Transistor Memory
Authors
Keywords
-
Journal
ADVANCED MATERIALS
Volume 27, Issue 4, Pages 706-711
Publisher
Wiley
Online
2014-12-09
DOI
10.1002/adma.201404625

Ask authors/readers for more resources

Discover Peeref hubs

Discuss science. Find collaborators. Network.

Join a conversation

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started