A Fast FPGA Connection Router Using Prerouting-Based Parallel Local Routing Algorithm
Published 2023 View Full Article
- Home
- Publications
- Publication Search
- Publication Details
Title
A Fast FPGA Connection Router Using Prerouting-Based Parallel Local Routing Algorithm
Authors
Keywords
-
Journal
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
Volume 42, Issue 11, Pages 3868-3880
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2023-05-11
DOI
10.1109/tcad.2023.3274950
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- GAMER: GPU-Accelerated Maze Routing
- (2022) Shiju Lin et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- FCRoute: A Fast FPGA Connection Router Using Soft Routing-Space Pruning Algorithm
- (2022) Dekui Wang et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Accelerating Computation of Steiner Trees on GPUs
- (2021) Rajesh Pandian Muniasamy et al. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING
- RWRoute: An Open-source Timing-driven Router for Commercial FPGAs
- (2021) Yun Zhou et al. ACM Transactions on Reconfigurable Technology and Systems
- Mesh of Trees FPGA Architecture: Exploration and Optimization
- (2021) Khouloud Bouaziz et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- VTR 8
- (2020) Kevin E. Murray et al. ACM Transactions on Reconfigurable Technology and Systems
- Accelerating FPGA Routing Through Algorithmic Enhancements and Connection-aware Parallelization
- (2020) Yun Zhou et al. ACM Transactions on Reconfigurable Technology and Systems
- Coarse-Grained Parallel Routing With Recursive Partitioning for FPGAs
- (2020) Minghua Shen et al. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS
- Combining Static and Dynamic Load Balance in Parallel Routing for FPGAs
- (2020) Minghua Shen et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- ParRA: A Shared Memory Parallel FPGA Router Using Hybrid Partitioning Approach
- (2019) Dekui Wang et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Serial-Equivalent Static and Dynamic Parallel Routing for FPGAs
- (2018) Minghua Shen et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- A Runtime Optimization Approach for FPGA Routing
- (2017) Dekui Wang et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Timing-Driven Titan
- (2015) Kevin E. Murray et al. ACM Transactions on Reconfigurable Technology and Systems
- Obstacle-avoiding rectilinear Steiner tree construction in sequential and parallel approach
- (2013) Wing-Kai Chow et al. INTEGRATION-THE VLSI JOURNAL
- Combined Architecture/Algorithm Approach to Fast FPGA Routing
- (2012) Marcel Gort et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Accelerating FPGA Routing Through Parallelization and Engineering Enhancements Special Section on PAR-CAD 2010
- (2011) Marcel Gort et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Warp Processing: Dynamic Translation of Binaries to FPGA Circuits
- (2008) Frank Vahid et al. COMPUTER
Find Funding. Review Successful Grants.
Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.
ExploreAsk a Question. Answer a Question.
Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.
Get Started