Combining Static and Dynamic Load Balance in Parallel Routing for FPGAs

Published 2020 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
Combining Static and Dynamic Load Balance in Parallel Routing for FPGAs
Authors
Keywords
-
Journal
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
Volume 40, Issue 9, Pages 1850-1863
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2020-10-16
DOI
10.1109/tcad.2020.3031259

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Discover Peeref hubs

Discuss science. Find collaborators. Network.

Join a conversation

Publish scientific posters with Peeref

Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.

Learn More
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.