Vertical architecture for enhancement mode power transistors based on GaN nanowires

Title
Vertical architecture for enhancement mode power transistors based on GaN nanowires
Authors
Keywords
-
Journal
APPLIED PHYSICS LETTERS
Volume 108, Issue 21, Pages 213503
Publisher
AIP Publishing
Online
2016-05-28
DOI
10.1063/1.4952715

Ask authors/readers for more resources

Add your recorded webinar

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now