Sub-kT/q Subthreshold-Slope Using Negative Capacitance in Low-Temperature Polycrystalline-Silicon Thin-Film Transistor
Published 2016 View Full Article
- Home
- Publications
- Publication Search
- Publication Details
Title
Sub-kT/q Subthreshold-Slope Using Negative Capacitance in Low-Temperature Polycrystalline-Silicon Thin-Film Transistor
Authors
Keywords
-
Journal
Scientific Reports
Volume 6, Issue 1, Pages -
Publisher
Springer Nature
Online
2016-04-21
DOI
10.1038/srep24734
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- High-Performance Poly-Si Thin-Film Transistor With High- $k$ ZrTiO4 Gate Dielectric
- (2015) Jae Hyo Park et al. IEEE ELECTRON DEVICE LETTERS
- Negative capacitance detected
- (2015) Gustau Catalan et al. NATURE MATERIALS
- Self-Heating Effects In Polysilicon Source Gated Transistors
- (2015) R. A. Sporea et al. Scientific Reports
- Experimental Observation of Negative Capacitance in Ferroelectrics at Room Temperature
- (2014) Daniel J. R. Appleby et al. NANO LETTERS
- Room-Temperature Negative Capacitance in a Ferroelectric–Dielectric Superlattice Heterostructure
- (2014) Weiwei Gao et al. NANO LETTERS
- Negative capacitance in a ferroelectric capacitor
- (2014) Asif Islam Khan et al. NATURE MATERIALS
- Low-Temperature Polycrystalline-Silicon Tunneling Thin-Film Transistors With MILC
- (2013) Yi-Hsuan Chen et al. IEEE ELECTRON DEVICE LETTERS
- Experimental confirmation of temperature dependent negative capacitance in ferroelectric field effect transistor
- (2012) Giovanni A. Salvatore et al. APPLIED PHYSICS LETTERS
- Electrical and reliability characteristics of polycrystalline silicon thin-film transistors with high-κ Eu2O3 gate dielectrics
- (2012) Li-Chen Yen et al. APPLIED PHYSICS LETTERS
- High-Performance Metal–Insulator–Metal Capacitors Using Europium Oxide as Dielectric
- (2012) Revathy Padmanabhan et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- Ellipticity dependence of 400 nm-driven high harmonic generation
- (2011) Sabih D. Khan et al. APPLIED PHYSICS LETTERS
- Vertical Si-Nanowire $n$-Type Tunneling FETs With Low Subthreshold Swing ($\leq \hbox{50}\ \hbox{mV/decade}$ ) at Room Temperature
- (2011) Ramanathan Gandhi et al. IEEE ELECTRON DEVICE LETTERS
- The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction–Diffusion to Switching Oxide Traps
- (2011) Tibor Grasser et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- High Performance Poly-Si Thin Film Transistors Fabricated by a Simple Crystallization Method Using Ni-Silicide Seeds
- (2011) Chang Woo Byun et al. JOURNAL OF THE ELECTROCHEMICAL SOCIETY
- Examination of the Possibility of Negative Capacitance Using Ferroelectric Materials in Solid State Electronic Devices
- (2011) C. M. Krowne et al. NANO LETTERS
- High-performance poly-silicon TFTs with high-kY2O3gate dielectrics
- (2011) Tung-Ming Pan et al. SEMICONDUCTOR SCIENCE AND TECHNOLOGY
- Interface effects on the characteristics of metal-ferroelectric-insulator-semiconductor field-effect transistor
- (2011) Jing Sun et al. SEMICONDUCTOR SCIENCE AND TECHNOLOGY
- Analytical model of single-gate silicon-on-insulator (SOI) tunneling field-effect transistors (TFETs)
- (2011) Min Jin Lee et al. SOLID-STATE ELECTRONICS
- Switching dynamics in ferroelectric superlattices
- (2010) K.-H. Chew et al. CURRENT APPLIED PHYSICS
- Analytic Model for the Surface Potential and Drain Current in Negative Capacitance Field-Effect Transistors
- (2010) David Jimenez et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- High-Performance Poly-Silicon TFTs Using a High-$k$ $\hbox{PrTiO}_{3}$ Gate Dielectric
- (2009) Tung-Ming Pan et al. IEEE ELECTRON DEVICE LETTERS
- Formation of polycrystalline-Si thin-film transistors with tunneling field-effect-transistor structure
- (2009) Miin-Horng Juang et al. THIN SOLID FILMS
- Silicon nanowire tunneling field-effect transistors
- (2008) M. T. Björk et al. APPLIED PHYSICS LETTERS
- Characteristics of PBTI and Hot Carrier Stress for LTPS-TFT With High-$\kappa$ Gate Dielectric
- (2008) Ming-Wen Ma et al. IEEE ELECTRON DEVICE LETTERS
- High-Performance Poly-Si TFTs With $\hbox{Pr}_{2} \hbox{O}_{3}$ Gate Dielectric
- (2008) Chia-Wen Chang et al. IEEE ELECTRON DEVICE LETTERS
- Reliability Mechanisms of LTPS-TFT With $\hbox{HfO}_{2}$ Gate Dielectric: PBTI, NBTI, and Hot-Carrier Stress
- (2008) Ming-Wen Ma et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- Negative capacitance to the rescue?
- (2008) Victor V. Zhirnov et al. Nature Nanotechnology
- Use of Negative Capacitance to Provide Voltage Amplification for Low Power Nanoscale Devices
- (2007) Sayeef Salahuddin et al. NANO LETTERS
Find Funding. Review Successful Grants.
Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.
ExploreBecome a Peeref-certified reviewer
The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.
Get Started