Four-dimensional address topology for circuits with stacked multilayer crossbar arrays

3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections

(2010) K. Sakuma et al.   IBM JOURNAL OF RESEARCH AND DEVELOPMENT

High-Density Crossbar Arrays Based on a Si Memristive System

(2009) Sung Hyun Jo et al.   NANO LETTERS

Memristor−CMOS Hybrid Integrated Circuits for Reconfigurable Logic

(2009) Qiangfei Xia et al.   NANO LETTERS

Nanoimprint for future non-volatile memory and logic devices

(2008) M. Meier et al.   MICROELECTRONIC ENGINEERING

Yield challenges in wafer stacking technology

(2008) Eun-Kyung Kim et al.   MICROELECTRONICS RELIABILITY

The missing memristor found

(2008) Dmitri B. Strukov et al.   NATURE