Separate Extraction of Source, Drain, and Substrate Resistances in MOSFETs With Parasitic Junction Current Method

Title
Separate Extraction of Source, Drain, and Substrate Resistances in MOSFETs With Parasitic Junction Current Method
Authors
Keywords
-
Journal
IEEE ELECTRON DEVICE LETTERS
Volume -, Issue -, Pages -
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2010-09-29
DOI
10.1109/led.2010.2066257

Ask authors/readers for more resources

Find Funding. Review Successful Grants.

Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.

Explore

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now