The Fundamental Primitives with Fault-Tolerance in Quantum-Dot Cellular Automata
Published 2018 View Full Article
- Home
- Publications
- Publication Search
- Publication Details
Title
The Fundamental Primitives with Fault-Tolerance in Quantum-Dot Cellular Automata
Authors
Keywords
Quantum-dot cellular automata, Three and five-input majority gates, Adder, Fault tolerance
Journal
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS
Volume 34, Issue 2, Pages 109-122
Publisher
Springer Nature
Online
2018-04-17
DOI
10.1007/s10836-018-5723-z
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- An efficient design of full adder in quantum-dot cellular automata (QCA) technology
- (2016) Mohammad Mohammadi et al. MICROELECTRONICS JOURNAL
- Design of a practical fault-tolerant adder in QCA
- (2016) Dharmendra Kumar et al. MICROELECTRONICS JOURNAL
- Design and analysis of new fault-tolerant majority gate for quantum-dot cellular automata
- (2016) Huakun Du et al. Journal of Computational Electronics
- Modular design of QCA carry flow adders and multiplier with reduced wire crossing and number of logic gates
- (2015) Yongqiang Zhang et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Design of Quantum-Dot Cellular Automata Circuits Using Five-Input Majority Gate
- (2015) Yongqiang Zhang et al. Journal of Computational and Theoretical Nanoscience
- Design and evaluation of an ultra-area-efficient fault-tolerant QCA full adder
- (2015) Arman Roohi et al. MICROELECTRONICS JOURNAL
- Design and characterization of a new fault-tolerant full-adder for quantum-dot cellular automata
- (2015) Razieh Farazkish et al. MICROPROCESSORS AND MICROSYSTEMS
- A new quantum-dot cellular automata fault-tolerant full-adder
- (2015) Razieh Farazkish Journal of Computational Electronics
- Towards the design of hybrid QCA tiles targeting high fault tolerance
- (2015) Bibhash Sen et al. Journal of Computational Electronics
- A novel design of quantum dot cellular automata 5-input majority gate with some physical proofs
- (2015) Sankit R. Kassa et al. Journal of Computational Electronics
- A First Step Toward Cost Functions for Quantum-Dot Cellular Automata Designs
- (2014) Weiqiang Liu et al. IEEE TRANSACTIONS ON NANOTECHNOLOGY
- Design of novel efficient adder and subtractor for quantum-dot cellular automata
- (2014) Mohsen Hayati et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- A novel design of 8-bit adder/subtractor by quantum-dot cellular automata
- (2014) Moein Kianpour et al. JOURNAL OF COMPUTER AND SYSTEM SCIENCES
- A new quantum-dot cellular automata fault-tolerant five-input majority gate
- (2014) Razieh Farazkish JOURNAL OF NANOPARTICLE RESEARCH
- Design of Efficient Full Adder in Quantum-Dot Cellular Automata
- (2013) Bibhash Sen et al. TheScientificWorldJOURNAL
- New efficient five-input majority gate for quantum-dot cellular automata
- (2012) Razieh Farazkish et al. JOURNAL OF NANOPARTICLE RESEARCH
- Layout design of manufacturable quantum-dot cellular automata
- (2012) Miha Janez et al. MICROELECTRONICS JOURNAL
- Low Complexity Design of Ripple Carry and Brent–Kung Adders in QCA
- (2011) Vikramkumar Pudi et al. IEEE TRANSACTIONS ON NANOTECHNOLOGY
- Novel Efficient Adder Circuits for Quantum-Dot Cellular Automata
- (2011) Samira Sayedsalehi et al. Journal of Computational and Theoretical Nanoscience
- A new quantum-dot cellular automata full-adder
- (2010) Keivan Navi et al. MICROELECTRONICS JOURNAL
- Adder and Multiplier Design in Quantum-Dot Cellular Automata
- (2009) Heumpil Cho et al. IEEE TRANSACTIONS ON COMPUTERS
- Probabilistic transfer matrices in symbolic reliability analysis of logic circuits
- (2008) Smita Krishnaswamy et al. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
- Estimation of Upper Bound of Power Dissipation in QCA Circuits
- (2008) S. Srivastava et al. IEEE TRANSACTIONS ON NANOTECHNOLOGY
- Probabilistic Error Modeling for Nano-Domain Logic Circuits
- (2008) T. Rejimon et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Two-Dimensional Schemes for Clocking/Timing of QCA Circuits
- (2007) V. Vankamamidi et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
Discover Peeref hubs
Discuss science. Find collaborators. Network.
Join a conversationFind the ideal target journal for your manuscript
Explore over 38,000 international journals covering a vast array of academic fields.
Search