4.7 Article

Barrier Modification of Metal-contact on Silicon by Sub-2 nm Platinum Nanoparticles and Thin Dielectrics

Journal

SCIENTIFIC REPORTS
Volume 6, Issue -, Pages -

Publisher

NATURE PUBLISHING GROUP
DOI: 10.1038/srep25234

Keywords

-

Funding

  1. National Science Foundation [GOALI-0802157, GOALI-1232178]

Ask authors/readers for more resources

We report metal/p-Si contact barrier modification through the introduction of either isolated or nonisolated tilted-target-sputtered sub-2 nm platinum nanoparticles (Pt NPs) in combination with either a 0.98 nm Atomic Layer Deposited Al2O3 or a 1.6 nm chemically grown SiO2 dielectric layer, or both. Here, we study the role of these Pt NP's size dependent properties, i.e., the Pt NP-metal surface dipole, the Coulomb blockade and quantum confinement effect in determining the degree of Fermi level depinning observed at the studied metal/p-Si interfaces. By varying only the embedded Pt NP size and its areal density, the nature of the contact can also be modulated to be either Schottky or Ohmic upon utilizing the same gate metal. 0.74 nm Pt NPs with an areal density of 1.1 x 10(13) cm(-2) show similar to 382 times higher current densities compared to the control sample embedded with similarly sized Pt NPs with similar to 1.6 times lower areal densities. We further demonstrate that both Schottky (Ti/p-Si) and poor Ohmic (Au/p-Si) contact can be modulated into a good Ohmic contact with current density of 18.7 +/- 0.6 A/cm(2) and 10.4 +/- 0.4 A/cm(2), respectively, showing similar to 18 and similar to 30 times improvement. A perfect forward/reverse current ratio of 1.041 is achieved for these low doped p-Si samples.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.7
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

Article Engineering, Electrical & Electronic

Enhancing Detectivity of Indium-Oxide-Based Photodetectors via Vertical Nanostructuring Through Glancing Angle Deposition

Amitabha Nath, Bikram Kishore Mahajan, Laishram Robindro Singh, Shubhajit Vishwas, Rajib Kumar Nanda, Mitra Barun Sarkar

Summary: In2O3 vertical nanostructures were fabricated using a GLAD technique on an In2O3 thin film deposited on an n-type silicon substrate. The structures showed enhanced absorption and photodetection, likely due to the presence of surface-related trap states or oxygen vacancies. The device exhibited improved photosensitivity and detectivity compared to a bare In2O3 thin film device.

JOURNAL OF ELECTRONIC MATERIALS (2021)

Article Physics, Applied

Three-point I-V spectroscopy deconvolves region-specific degradations in LDMOS transistors

Yen-Pu Chen, Bikram K. Mahajan, Dhanoop Varghese, Srikanth Krishnan, Vijay Reddy, Muhammad A. Alam

Summary: Unlike traditional logic transistors, hot carrier degradation in power transistors involves simultaneous and potentially correlated degradation in multiple regions. Understanding and characterizing the voltage- and temperature-dependence of these region-specific degradations is crucial for developing predictive HCD models. This Letter presents a new three-point I-V spectroscopy technique using a physics-based tandem-FET model to extract mobility and threshold voltage degradations in the channel and drift regions of an LDMOS transistor, which could be generalized to other LDMOS transistor configurations.

APPLIED PHYSICS LETTERS (2021)

Article Engineering, Electrical & Electronic

An Analytical Model of Hot Carrier Degradation in LDMOS Transistors: Rediscovery of Universal Scaling

Bikram Kishore Mahajan, Yen-Pu Chen, Muhammad Ashraful Alam

Summary: This article investigates the physical origin of anomalous HCD degradation in power transistors and proposes a general principle to restore the universality of degradation kinetics. The study finds that the empirical models used to evaluate HCD degradation in power transistors can be considered as approximations of the generalized approach.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2021)

Article Engineering, Electrical & Electronic

A Junctionless Silicon Carbide Transistor for Harsh Environment Applications

Ratul K. Baruah, Bikram K. Mahajan, Yen-Pu Chen, Roy P. Paily

Summary: Silicon carbide is chosen for harsh environment applications due to its high critical electric field and radiation tolerance. Junctionless transistors show better performance than conventional MOSFETs at high temperatures.

JOURNAL OF ELECTRONIC MATERIALS (2021)

Article Chemistry, Physical

Silver Nanoparticles Textured Oxide Thin Films for Surface Plasmon Enhanced Photovoltaic Properties

Amitabha Nath, Naveen Bhati, Bikram Kishore Mahajan, Jayanta Kumar Rakshit, Mitra Barun Sarkar

Summary: This report outlines the fabrication of Ag nanoparticles on In2O3/TiO2 thin film using the SS-GLAD technique, with a subsequent detailed analysis of the improved electrical and optical properties compared to the thin film without Ag nanoparticles. The inclusion of Ag nanoparticles led to a reduction in bandgap energy, higher transmittance, lower reflectance, and increased power conversion efficiency, suggesting promising potential for photovoltaic applications.

PLASMONICS (2022)

Article Engineering, Electrical & Electronic

Synthesis and detailed characterizations of Ag nanoparticles coated In2O3 nanostructured devices: An analytical and experimental approach

Amitabha Nath, Bikram Kishore Mahajan, Aniruddha Mondal, Laishram Robindro Singh, Mitra Barun Sarkar

Summary: This paper studies the impact of a high-performance nanostructured device using metal nanoparticle (NP) deposition, with a focus on an Ag NP coated In2O3 nanostructured device. Through analysis of morphology, crystal structures, and electrical characteristics, it was found that the Ag NP coated device exhibited improved conductance and trap states, making it suitable for various applications such as catalysts and medical devices.

JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B (2021)

Article Engineering, Electrical & Electronic

Positive Bias Temperature Instability and Hot Carrier Degradation of Back-End-of-Line, nm-Thick, In2O3 Thin-Film Transistors

Yen-Pu Chen, Mengwei Si, Bikram Kishore Mahajan, Zehao Lin, Peide D. Ye, Muhammad Ashraful Alam

Summary: Recently, BEOL compatible In2O3 thin-film transistors grown by ALD have achieved high drain current and small threshold voltage shift under stress conditions. The reliability issues of PBTS and HCD, characterized by a two-stage threshold voltage shift, are attributed to electron trapping/trap-generation and hydrogen-assisted formation of donor-traps. The correlation between HCD and PBTS in BEOL-TFTs is due to the stronger vertical field in an ultrathin device.

IEEE ELECTRON DEVICE LETTERS (2022)

Article Engineering, Electrical & Electronic

Self-Heating and Reliability-Aware Intrinsic Safe Operating Area of Wide Bandgap Semiconductors-An Analytical Approach

Bikram Kishore Mahajan, Yen-Pu Chen, Nicolo Zagni, Muhammad Ashraful Alam

Summary: This paper discusses the importance of developing unified principles to guide the development of wide bandgap semiconductors, proposing a comprehensive intrinsic safe operating area that optimizes trade-offs in advance. By comparing its predictions with experimental data, it provides a new perspective for evaluating the performance of power electronic devices.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2021)

Article Crystallography

Modeling of Spin Transport in Hybrid Magnetic Tunnel Junctions for Magnetic Recording Applications

Debajit Deb, Bikram Kishore Mahajan

Summary: In this study, modeling of phonon and defect-induced spin relaxation length (L-S) in Fe3O4 and organic semiconductor (OSC) Alq(3) has been demonstrated. The results show that L-S of Alq(3) decreases with enhanced disorder and film thickness at a low film width regime. An exponential change of L-S at low width regime is found for Alq(3) but not for Fe3O4, indicating comparable spin-dependent scattering and L-S in Fe3O4. L-S also decreases with spin-flip probability for both Alq(3) and Fe3O4. Voltage-dependent tunnel magnetoresistance (TMR) response in Fe3O4/Alq(3)/Co and LSMO/Alq(3)/Co hybrid magnetic tunnel junction (MTJ) devices is attributed to modified spin filter effect across magnetic/OSC junction at high bias regime. TMR reduction with Alq(3) thickness for Fe3O4 device is attributed to spin relaxation at the organic spacer layer. A low bias peak from differential TMR indicates spin-polarized injection for both MTJ devices. Enhanced in-plane spin transfer torque for both MTJ devices is associated with modified spin filtering at magnetic/OSC junctions. Lower TMR signal for LSMO device indicates reduced tunneling and enhanced carrier injection across the OSC, which is also supported by the band structure profile. The TMR response observed from simulation results matches well with previously reported experimental results. Higher TMR response for Fe3O4 device indicates the possibility of device employment in room temperature magnetic recording applications.

CRYSTALS (2022)

Article Engineering, Electrical & Electronic

A Scalable Enhancement-Mode Junctionless SiC FET with Embedded P+ Pockets in the Oxide Layer for High-Temperature Applications

Ratul Kumar Baruah, Bikram Kishore Mahajan, Sujay Routh

Summary: In this study, a double-gate junctionless SiC FET with an embedded P+ pocket in the oxide layer (P+-SiCJLT) is investigated for high-temperature and high-voltage applications. The P+-SiCJLT exhibits better performance compared to a device of similar dimensions without the P+ layer (SiCJLT), as it allows for efficient volume depletion, improves current ratios, enhances intrinsic gain, and enables enhancement-mode operation.

JOURNAL OF ELECTRONIC MATERIALS (2023)

Proceedings Paper Engineering, Multidisciplinary

Correlated Effects of Radiation and Hot Carrier Degradation on the Performance of LDMOS Transistors

Bikram Kishore Mahajan, Yen-Pu Chen, Ulisses Alberto Heredia Rivera, Rahim Rahimi, Muhammad Ashraful Alam

Summary: This paper focuses on the long-term integrated degradation of LDMOS transistors under radiation and proposes a universal degradation model. By conducting experiments and numerical simulations, a hot carrier degradation model is introduced to explore the physical origin of defects, and it is demonstrated that this model can be applied to other LDMOS devices as well.

2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2022)

Proceedings Paper Engineering, Multidisciplinary

A Critical Examination of the TCAD Modeling of Hot Carrier Degradation for LDMOS Transistors

Bikram Kishore Mahajan, Yen-Pu Chen, Muhammad Ashraful Alam, Dhanoop Varghese, Srikanth Krishnan, Vijay Reddy

Summary: This paper investigates the issue of Hot Carrier Degradation (HCD) in LDMOS transistors, determining the physical mechanism through TCAD modeling. The capability of the Super Single Pulse Charge Pumping (SPCP-P-2) technique to extract N-IT(x) is demonstrated, and the spatial and temporal evolution of N-IT(x,t) is quantified and compared with TCAD predictions. Key differences between experimental and TCAD approaches are identified, and possible physical mechanisms are suggested.

2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2022)

Proceedings Paper Engineering, Electrical & Electronic

Hot carrier Degradation in Classical and Emerging Logic and Power Electronic Devices: Rethinking Reliability for Next-Generation Electronics

Muhammad Ashraful Alam, Bikram Kishore Mahajan, Yen-Pu Cheri

Summary: This paper focuses on the implications of self-heating effect (SHE) on hot carrier degradation of CMOS and more-than-Moore devices, explaining how it affects different devices in different ways. The paper also discusses design strategies to reduce hot carrier degradation and suggests open problems for further research, paralleling discussions in reference [1] and serving as a companion article.

2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM) (2021)

Proceedings Paper Engineering, Multidisciplinary

Quantifying Region-Specific Hot Carrier Degradation in LDMOS Transistors Using a Novel Charge Pumping Technique

Bikram Kishore Mahajan, Yen-Pu Chen, Dhanoop Varghese, Vijay Reddy, Srikanth Krishnan, Muhammad Ashraful Alam

Summary: This study identified multiple hotspots of HCD in LDMOS through experimentally validated TCAD simulations, introduced a novel charge pumping technique to probe region-specific interface states, and developed a unified multi-hotspot HCD model to interpret degradation kinetics in power transistors. The generalized charge pumping technique can be used to map interface states in various transistors with non-traditional doping and contact configurations.

2021 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2021)

Article Engineering, Electrical & Electronic

Super Single Pulse Charge Pumping Technique for Profiling Interfacial Defects

Yen-Pu Chen, Bikram Kishore Mahajan, Dhanoop Varghese, Srikanth Krishnan, Vijay Reddy, Muhammad Ashraful Alam

Summary: This study introduces an enhanced version of the CP/SPCP techniques, named Super SPCP, to extract position-resolved localized degradations in SBT LDMOS, demonstrating its effectiveness in characterizing transistors with nontraditional doping profiles and contact configurations.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2021)

No Data Available