A Flexible and Reliable RRAM-Based In-Memory Computing Architecture for Data-Intensive Applications
Published 2023 View Full Article
- Home
- Publications
- Publication Search
- Publication Details
Title
A Flexible and Reliable RRAM-Based In-Memory Computing Architecture for Data-Intensive Applications
Authors
Keywords
-
Journal
IEEE Transactions on Emerging Topics in Computing
Volume 11, Issue 3, Pages 736-748
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2023-04-22
DOI
10.1109/tetc.2023.3268079
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- Towards Efficient Logic-in-Memory Computing with Magnetic Reconfigurable Logic Circuits
- (2022) Farzad Razi et al. IEEE Magnetics Letters
- Efficient In-Memory AES Encryption Implementation Using a General Memristive Logic: Surmounting the data movement bottleneck
- (2022) Mingyuan Ma et al. IEEE Nanotechnology Magazine
- Leveraging Negative Capacitance CNTFETs for Image Processing: An Ultra-Efficient Ternary Image Edge Detection Hardware
- (2021) Fereshteh Behbahani et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A 4T2R RRAM Bit Cell for Highly Parallel Ternary Content Addressable Memory
- (2021) Xuehong Wang et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
- A Novel In-Memory Wallace Tree Multiplier Architecture Using Majority Logic
- (2021) Vijaya Lakshmi et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Hybrid Spin-CMOS Polymorphic Logic Gate With Application in In-Memory Computing
- (2020) Shaahin Angizi et al. IEEE TRANSACTIONS ON MAGNETICS
- Functional Read Enabling In-Memory Computations in 1Transistor—1Resistor Memory Arrays
- (2020) Akhilesh Jaiswal et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-Memory
- (2020) Yuzong Chen et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Spatio-Temporal Optimization of Deep Neural Networks for Reconfigurable FPGA SoCs
- (2020) Biruk Seyoum et al. IEEE TRANSACTIONS ON COMPUTERS
- ReRAM-Based In-Memory Computing for Search Engine and Neural Network Applications
- (2019) Yasmin Halawani et al. IEEE Journal on Emerging and Selected Topics in Circuits and Systems
- NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration
- (2019) Saransh Gupta et al. IEEE TRANSACTIONS ON COMPUTERS
- A Majority-Based Imprecise Multiplier for Ultra-Efficient Approximate Image Multiplication
- (2019) Farnaz Sabetzadeh et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Design of Magnetic Non-Volatile TCAM With Priority-Decision in Memory Technology for High Speed, Low Power, and High Reliability
- (2019) Chengzhi Wang et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- MRIMA: An MRAM-Based In-Memory Accelerator
- (2019) Shaahin Angizi et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- A Novel Comparison-Free 1-D Median Filter
- (2019) Ing-Chao Lin et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories
- (2018) Amogh Agrawal et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A Robust Digital RRAM-Based Convolutional Block for Low-Power Image Processing and Learning Applications
- (2018) Edouard Giacomin et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- MAD Gates—Memristor Logic Design Using Driver Circuitry
- (2017) Lauren Guckert et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- Emerging Technology-Based Design of Primitives for Hardware Security
- (2016) Yu Bi et al. ACM Journal on Emerging Technologies in Computing Systems
- Magnetic Domain-Wall Racetrack Memory-Based Nonvolatile Logic for Low-Power Computing and Fast Run-Time-Reconfiguration
- (2016) Kejie Huang et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- ASAP7: A 7-nm finFET predictive process design kit
- (2016) Lawrence T. Clark et al. MICROELECTRONICS JOURNAL
- Compact Modeling of RRAM Devices and Its Applications in 1T1R and 1S1R Array Design
- (2015) Pai-Yu Chen et al. IEEE TRANSACTIONS ON ELECTRON DEVICES
Create your own webinar
Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.
Create NowBecome a Peeref-certified reviewer
The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.
Get Started