Fully pipelined FPGA-based architecture for real-time SIFT extraction

Published 2016 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
Fully pipelined FPGA-based architecture for real-time SIFT extraction
Authors
Keywords
Scale-Invariant Feature Transform (SIFT), Field Programmable Gate Array (FPGA), Robotic vision, Real-time, Hardware architecture, System-on-a-Chip (SoP)
Journal
MICROPROCESSORS AND MICROSYSTEMS
Volume 40, Issue -, Pages 53-73
Publisher
Elsevier BV
Online
2015-11-27
DOI
10.1016/j.micpro.2015.11.013

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Discover Peeref hubs

Discuss science. Find collaborators. Network.

Join a conversation

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.