Fully pipelined FPGA-based architecture for real-time SIFT extraction

标题
Fully pipelined FPGA-based architecture for real-time SIFT extraction
作者
关键词
Scale-Invariant Feature Transform (SIFT), Field Programmable Gate Array (FPGA), Robotic vision, Real-time, Hardware architecture, System-on-a-Chip (SoP)
出版物
MICROPROCESSORS AND MICROSYSTEMS
Volume 40, Issue -, Pages 53-73
出版商
Elsevier BV
发表日期
2015-11-27
DOI
10.1016/j.micpro.2015.11.013

向作者/读者发起求助以获取更多资源

Reprint

联系作者

Publish scientific posters with Peeref

Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.

Learn More

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search