4.6 Article

Sub-10-nm Fin-Width Self-Aligned InGaAs FinFETs

Journal

IEEE ELECTRON DEVICE LETTERS
Volume 37, Issue 9, Pages 1104-1107

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2016.2596764

Keywords

III-V; MOSFET; FinFETs

Funding

  1. DTRA [HDTRA1-14-1-0057]
  2. Lam Research
  3. NSF under E3S STC grant [0939514]
  4. Korea Institute of Science and Technology

Ask authors/readers for more resources

We study the scaling properties of self-aligned InGaAs FinFETs with sub-10-nm fin widths fabricated through a CMOS compatible front-end process. Working devices with fins as narrow as 7 nm, fin aspect ratios in excess of 5, and gate lengths as short as 20 nm have been fabricated using precision dry etching and digital etch. The devices feature self-aligned metal contacts that are 20-30 nm away from the edge of the gate. FinFETs with L-g = 30 nm, W-f = 7 nm, and channel height of 40 nm exhibit a transconductance of 900 mu S/mu m at V-DS = 0.5 V. When normalized to W-f, this is a record value among all III-V FinFETs, indicating that our device architecture makes efficient use of conduction along the fin sidewalls.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available