4.6 Article

A FeFET with a novel MFMFIS gate stack: towards energy-efficient and ultrafast NVMs for neuromorphic computing

Journal

NANOTECHNOLOGY
Volume 32, Issue 42, Pages -

Publisher

IOP PUBLISHING LTD
DOI: 10.1088/1361-6528/ac146c

Keywords

ferroelectric; hafnium oxide; MFMFIS; FeFET; synaptic device; neuromorphic

Ask authors/readers for more resources

The integration of dual HSO ferroelectric layers in the MFMFIS structure is crucial for enhancing FeFET memory performance, enabling a flexible stack structure tuning through AR-TB ratio adjustment to maximize memory window and achieve dynamic control of memory size.
The discovery of ferroelectricity in the fluorite structure based hafnium oxide (HfO2) material sparked major efforts for reviving the ferroelectric field effect transistor (FeFET) memory concept. A Novel metal-ferroelectric-metal-ferroelectric-insulator-semiconductor (MFMFIS) FeFET memory is reported based on dual ferroelectric integration as an MFM and MFIS in a single gate stack using Si-doped Hafnium oxide (HSO) ferroelectric (FE) material. The MFMFIS top and bottom electrode contacts, dual HSO based ferroelectric layers, and tailored MFM to MFIS area ratio (AR-TB) provide a flexible stack structure tuning for improving the FeFET performance. The AR-TB tuning shows a tradeoff between the MFM voltage increase and the weaker FET Si channel inversion, particularly notable in the drain saturation current I ( D(sat)) when the AR-TB ratio decreases. Dual HSO ferroelectric layer integration enables a maximized memory window (MW) and dynamic control of its size by tuning the MFM to MFIS switching contribution through the AR-TB change. The stack structure control via the AR-TB tuning shows further merits in terms of a low voltage switching for a saturated MW size, an extremely linear at wide dynamic range of the current update, as well as high symmetry in the long term synaptic potentiation and depression. The MFMFIS stack reliability is reported in terms of the switching variability, temperature dependence, endurance, and retention. The MFMFIS concept is thoroughly discussed revealing profound insights on the optimal MFMFIS stack structure control for enhancing the FeFET memory performance.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

Article Materials Science, Multidisciplinary

Impact of Ferroelectric Layer Thickness on Reliability of Back-End-of-Line-Compatible Hafnium Zirconium Oxide Films

Ayse Suenbuel, David Lehninger, Raik Hoffmann, Ricardo Olivo, Aditya Prabhu, Fred Schoene, Kati Kuehnel, Moritz Doellgast, Nora Haufe, Lisa Roy, Thomas Kaempfe, Konrad Seidel, Lukas M. Eng

Summary: This study investigates the influence of various thicknesses of hafnium-zirconium-oxide (HZO) in metal-ferroelectric-metal (MFM) capacitors on the reliability of ferroelectric devices under different operating temperatures and electric fields. The results show that the 7 nm thick HZO exhibits promising endurance and retention performance under high temperature and high load conditions, indicating potential applications.

ADVANCED ENGINEERING MATERIALS (2023)

Article Chemistry, Physical

Manipulation of Covalent Organic Frameworks by Side-Chain Functionalization: Toward Few Layer Nanosheets

Ankita De, Sattwick Haldar, Stefan Michel, Leonid Shupletsov, Volodymyr Bon, Nikolaj Lopatik, Lili Ding, Lukas M. Eng, Gunter K. Auernhammer, Eike Brunner, Andreas Schneemann

Summary: This study explores the tunability of covalent organic frameworks (COFs) and their processability. Anchoring alkoxy side chains to the COF backbone elongates the interlayer distance, leading to the successful exfoliation into nanosheets. The nanosheets show stability in dispersion, hydrophobic surface properties, and potential applications in lithium-ion battery separators.

CHEMISTRY OF MATERIALS (2023)

Article Materials Science, Multidisciplinary

A Study on Imprint Behavior of Ferroelectric Hafnium Oxide Caused by High-Temperature Annealing

Ayse Suenbuel, David Lehninger, Maximilian Lederer, Hannes Maehne, Raik Hoffmann, Kerstin Bernert, Steffen Thiem, Fred Schoene, Moritz Doellgast, Nora Haufe, Lisa Roy, Thomas Kaempfe, Konrad Seidel, Lukas M. Eng

Summary: Hafnium oxide is a favorable material for ferroelectric nonvolatile memory devices. High-temperature annealing of hafnium-zirconium-oxide thin films leads to a significant imprint behavior, which is a challenge in many applications. Endurance cycling and applying high electric fields are two effective methods to reduce/recover the undesirable imprint behavior caused by high-temperature treatment.

PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE (2023)

Article Physics, Applied

Evidence for ferroelastic switching and nanoscopic domains in polycrystalline Si-doped hafnium oxide films

M. Lederer, C. Mart, T. Kampfe, D. Lehninger, K. Seidel, M. Czernohorsky, W. Weinreich, B. Volkmann, L. M. Eng

Summary: The mechanism of nanoscopic domain switching in ferroelectric hafnium oxide and its implications for antiferroelectric-like behavior as well as for the wake-up effect are still under extensive discussion. Understanding this mechanism is crucial for numerous applications such as piezoelectric actuators, pyroelectric sensors, and nonvolatile memory devices. This article utilizes electrical and physical analysis methods to characterize ferroelectric hafnium oxide at both nanoscopic and macroscopic scales. Evidence of nanoscopic domains is observed through transmission Kikuchi diffraction, and combined with macroscopic Preisach density measurements, it is strongly suggested that antiferroelectric-like behavior and wake-up are governed by ferroelastic switching involving 90 degrees domain wall motion. Based on these findings, the material stack can be optimized to enhance microelectronic applications based on HfO2.

APPLIED PHYSICS LETTERS (2023)

Article Automation & Control Systems

Demonstration of Differential Mode Ferroelectric Field-Effect Transistor Array-Based in-Memory Computing Macro for Realizing Multiprecision Mixed-Signal Artificial Intelligence Accelerator

Vivek Parmar, Franz Mueller, Jing-Hua Hsuen, Sandeep Kaur Kingra, Laleni Nellie, Yannick Raffel, Maximilian Lederer, Alptekin Vardar, Konrad Seidel, Taha Soliman, Tobias Kirchner, Tarek Ali, Stefan Duenkel, Sven Beyer, Tian-Li Wu, Sourav De, Manan Suri, Thomas Kaempfe

Summary: Harnessing multibit precision in NVM-based synaptic core can accelerate MAC operation of DNN. However, NVM-based synaptic cores suffer from the trade-off between bit density and performance, posing a severe bottleneck.

ADVANCED INTELLIGENT SYSTEMS (2023)

Proceedings Paper Computer Science, Hardware & Architecture

Ferroelectric HfO2/ZrO2 Superlattices with Improved Leakage at Bias and Temperature Stress

David Lehninger, Ayse Suenbuel, Ricardo Olivo, Thomas Kaempfe, Konrad Seidel, Maximilian Lederer

Summary: Many modern applications require non-volatile memories that are fast, reliable, and energy-efficient. Ferroelectric memories, such as FeFET and FeRAM, show promise in meeting these requirements. For the automotive industry, which operates under high temperature conditions of up to 150 degrees C, ferroelectric superlattices consisting of HfO2 and ZrO2 sub-layers are particularly appealing. Testing these superlattices embedded in MFM capacitors with varying sublayer thicknesses and a total thickness of 10 nm showed that relatively thick sublayers (>= 1 nm) outperformed standard reference films in terms of leakage resistance.

2023 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW (2023)

Proceedings Paper Computer Science, Hardware & Architecture

Multi-Level Operation of Ferroelectric FET Memory Arrays for Compute-In-Memory Applications

Franz Mueller, Sourav De, Maximilian Lederer, Raik Hoffmann, Ricardo Olivo, Thomas Kaempfe, Konrad Seidel, Tarek Ali, Halid Mulaosmanovic, Stefan Duenkel, Johannes Mueller, Sven Beyer, Gerald Gerlach

Summary: This paper reports on the MLC operation of AND-connected FeFET arrays and their suitability for CiM applications. The switching behavior and device variation of FeFETs in a passive AND array test-structure configuration is investigated, and suitable write schemes and inhibit schemes are derived. MLC operation of the AND arrays yields a performance suitable for CiM applications, with a BER of 4% in inference-only operation.

2023 IEEE INTERNATIONAL MEMORY WORKSHOP, IMW (2023)

Proceedings Paper Engineering, Electrical & Electronic

Demonstration of Differential Mode FeFET-Array for multi-precision storage and IMC applications

Vivek Parmar, Franz Mueller, Jing-Hua Hsuen, Sandeep Kaur Kingra, Yannick Raffel, Maximillian Lederer, Tarek Ali, Stefan Duenkel, Konrad Seidel, Sven Beyer, Tian-Li Wu, Thomas Kaempfe, Sourav De, Manan Suri

Summary: Harnessing multibit precision in NVM-based synaptic core can accelerate MAC operation of DNN. However, NVM-based synaptic cores suffer from the trade-off between bit density and performance. In this work, a novel DM-FeFET-based multibit crossbar array is implemented, achieving higher bit density and superior BER resilience.

2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT (2023)

Proceedings Paper Engineering, Electrical & Electronic

28nm HKMG 1F-1R2 Multilevel Memory for Inference Engine Application

Sourav De, Franz Mueller, Maximilian Lederer, Yannick Raffel, Tarek Ali, Luca Pirro, Stefan Duenkel, Sven Beyer, Konrad Seidel, Thomas Kaempfe

Summary: This article presents a 28 nm high-k-metal-gate (HKMG) based 3bits/cell memory using one ferroelectric (Fe) field effect transistor (FeFET) and one reconfigurable resistor (R-2). The R-2 is connected to the select line (SL) and the drain terminal of the FeFET, and can be reconfigured through the SL terminal. The 1F-1R(2) cells demonstrate current-based 3bits/cell operation over a 300mm wafer and stable retention characteristics at 85 degrees C for all eight current levels.

2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT (2023)

Proceedings Paper Engineering, Electrical & Electronic

Demonstration of Large Polarization in Si-doped HfO2 Metal-Ferroelectric-Insulator-Semiconductor Capacitors with Good Endurance and Retention

Jing-Hua Hsuen, Maximillian Lederer, Lars Kerkhofs, Yannick Raffel, Luca Pirro, Talha Chohan, Konrad Seidel, Thomas Kaempfe, Sourav De, Tian-Li Wu

Summary: This study reports that large polarization (2Pr ≈ 35.3 μC/cm2) can be achieved in Si-doped HfO2 Metal-Ferroelectric-Insulator-Semiconductor Capacitors with appropriate annealing temperature. The devices used in this study also exhibit wake-up free characteristic and good retention for up to 104 seconds. It is observed that devices annealed at different temperatures exhibit distinct leakage behavior, which negatively impacts the cycle-to-breakdown reliability.

2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT (2023)

Article Engineering, Electrical & Electronic

Ferroelectric Content-Addressable Memory Cells with IGZO Channel: Impact of Retention Degradation on the Multibit Operation

Masud Rana Sk, Sunanda Thunder, David Lehninger, Yannick Raffel, Maximilian Lederer, Michael P. M. Jank, Thomas Kaempfe, Sourav De, Bhaswar Chakrabarti

Summary: In this paper, the impact of retention degradation on multibit operation in IGZO-based ferroelectric thin-film transistors (FeTFT) in content-addressable memory (CAM) cell applications is investigated. A scalable multibit 1FeTFT-1T-based CAM cell composed of one FeTFT and one transistor is proposed, which significantly improves density and energy efficiency compared to conventional CMOS-based CAM. The CAM operations with storage and search using experimentally calibrated IGZO-based FeTFT devices are demonstrated, and the impact of retention degradation on the search operation is studied. The proposed IGZO-based 3-bit and 2-bit CAM cells exhibit retention times of 104s and 106s, respectively, while the single-bit CAM cell shows lifelong (10 years) retention.

ACS APPLIED ELECTRONIC MATERIALS (2023)

Proceedings Paper Engineering, Electrical & Electronic

A Compact 120 GHz LNA in 22 nm FD-SOI with Back-Gate Controllable Variable-Gain

M. Rack, L. Nyssens, Q. H. Le, D. K. Huynh, T. Kaempfe, J. -P. Raskin, D. Lederer

Summary: This paper describes the design and implementation of a 113.5-127 GHz D-band LNA using GlobalFoundries' 22 nm FD-SOI technology. The proposed design achieves 6.6 dB of minimal noise-figure in-band for a peak gain of 17.5 dB at its nominal bias for a 27.5 mW power-consumption using a low supply voltage of 0.75 V, and can achieve an NF down to 6.1 dB and gain up to 19.1 dB in a high-performance state. It also introduces the capability of the LNA to be configured as a variable-gain device by utilizing the back-gate bias node of the 22FDX (R) technology.

2023 18TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, EUMIC (2023)

Proceedings Paper Engineering, Electrical & Electronic

22-nm FDSOI CMOS Noise Modeling and Analysis in mm-Wave Frequency Range

Quang Huy Le, Dang Khoa Huynh, Steffen Lehmann, Zhixing Zhao, Christoph Schwan, Thomas Kaempfe, Matthias Rudolph

Summary: This paper presents the modeling and analysis of high-frequency noise in 22-nm FDSOI CMOS technology. Experimental noise parameters up to 170 GHz are extracted for a multi-finger n-channel transistor using the tuner-based method. The applicability of the Pucel (PRC) noise model for predicting the noise characteristics of 22-nm FDSOI technology from low frequencies to D-band frequencies is validated. Additionally, the extraction and analysis of model parameters with respect to drain current at 94 GHz frequency are demonstrated.

2023 IEEE 23RD TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (2023)

No Data Available