4.6 Article

Multibit Ferroelectric FET Based on Nonidentical Double HfZrO2 for High-Density Nonvolatile Memory

Journal

IEEE ELECTRON DEVICE LETTERS
Volume 42, Issue 4, Pages 617-620

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2021.3060589

Keywords

Multilevel; ferroelectric; FeFET

Funding

  1. Ministry of Science and Technology (MOST) [109-2218-E-003-003, 109-2622-8-002-003]
  2. Taiwan Semiconductor Research Institute (TSRI), Taiwan

Ask authors/readers for more resources

A double-HfZrO2 (HZO) FeFET with nonidentical ferroelectric thicknesses demonstrated lower drive voltage, longer endurance, and retention time. Inserting an insulator to separate the ferroelectric layers improved the memory window for multilevel cell applications. Double-HZO showed lower error rate and 600 times improvement compared to single-HZO, making it a potential MLC for high-density NVM applications.
A double-HZO (HfZrO2) FeFET (ferroelectric FET) with nonidentical ferroelectric thicknesses is experimentally demonstrated with as low as vertical bar V-P/E vertical bar = 5 V, 2-bit endurance > 10(5) cycles and retention > 10 4 s. Inserting an insulator to separate the ferroelectric layers and avoid the monoclinic formation of a thick Fe-HZO (ferroelectric-HZO) is a useful method to enhance the MW (memory window) for MLC (multilevel cell) applications. Double-HZO has a lower ER (error rate) and shows a 600X improvement compared to single-HZO. The stacked HZO FeFET has potential as an MLC for high-density NVM (nonvolatile memory) applications.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

Article Engineering, Electrical & Electronic

The Demonstration of High-Quality Carbon Nanotubes as Through-Silicon Vias (TSVs) for Three-Dimensional Connection Stacking and Power-Via Technology

C-M Yen, S-Y Chang, K-C Chen, Y-J Feng, L-H Chen, B-Z Liao, M-H Lee, S-C Chen, M-H Liao

Summary: In this study, high-quality carbon nanotubes (CNTs) were grown using gas ferrocene as a reactant in high aspect ratio trench structures, making it a promising material for through-silicon vias (TSVs) in three-dimensional (3-D) stacking technologies. The demonstrated process flow, including CNT growth, chemical-mechanical planarization (CMP), and wafer temporary bonding, offers flexibility for integrating high-density devices with CNTs as TSVs for 3-D connections.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2022)

Article Acoustics

Multipeak Coercive Electric-Field-Based Multilevel Cell Nonvolatile Memory With Antiferroelectric-Ferroelectric Field-Effect Transistors (FETs)

Chun-Yu Liao, Kuo-Yu Hsiang, Zhao-Feng Lou, Chen-Ying Lin, Yi-Ju Tseng, Han-Chen Tseng, Zhi-Xian Li, Wei-Chang Ray, Fu-Sheng Chang, Chun-Chieh Wang, Tzu-Chiang Chen, Chih-Sheng Chang, Min-Hung Lee

Summary: An ultralow program/erase voltage is achieved by using an antiferroelectric-ferroelectric field-effect transistor, which provides stable multistate and zero bias data storage.

IEEE TRANSACTIONS ON ULTRASONICS FERROELECTRICS AND FREQUENCY CONTROL (2022)

Article Engineering, Electrical & Electronic

Experimental Insights of Reverse Switching Charge for Antiferroelectric Hf0.1Zr0.9O2

C. -Y. Liao, K. -Y. Hsiang, C. -Y. Lin, Z. -F. Lou, Z. -X. Li, H. -C. Tseng, F. -S. Chang, W. -C. Ray, C. -C. Wang, J. -Y. Lee, P. -H. Chen, J. -H. Tsai, M. -H. Liao, M. H. Lee

Summary: Experimental insights into the reverse switching charge of antiferroelectric Hf0.1Zr0.9O2 are validated using pulse measurement and capacitance-voltage (C-V) analysis. The difference between saturation polarization (P-S) and remnant polarization (P-r) plays a crucial role and is confirmed by the steep and gradual slope of the P-V loop formed by antiferroelectric (AFE) and antiferroelectric-dielectric (AFE-DE) structures respectively. AFE capacitors exhibit significantly higher released charge (Q(D)) compared to AFE-DE bilayers due to the strong reverse switching of the P-S and P-r difference. A non-hysteretic Q(D) scheme is proposed by alternating bipolar AFE operation without a dielectric layer to achieve bidirectional enhancement.

IEEE ELECTRON DEVICE LETTERS (2022)

Article Engineering, Electrical & Electronic

The Investigation of Electrical Characteristics for Carbon Nano-Tubes as Through Silicon via in Multi-Layer Stacking Scheme With an Optimized Structure

K-C Chen, Nilabh Basu, S-C Chen, M-H Lee, M-H Liao

Summary: This paper investigates the advantages of carbon nanotubes as TSV filling material, proposes an equivalent circuit model for CNTs TSV, and simulates the electrical behaviors. The research finds that CNTs TSV has lower frequency-dependent loss at high-speed transmission frequency.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2022)

Article Engineering, Electrical & Electronic

Dielectric Layer Design of Bilayer Ferroelectric and Antiferroelectric Tunneling Junctions Toward 3D NAND-Compatible Architecture

K-Y Hsiang, C-Y Liao, J-H Liu, C-Y Lin, J-Y Lee, Z-F Lou, F-S Chang, W-C Ray, Z-X Li, H-C Tseng, C-C Wang, M. H. Liao, T-H Hou, M. H. Lee

Summary: The feasibility of a bilayer antiferroelectric tunneling junction (FTJ) is demonstrated, showing its compatibility with NAND and its potential for multilevel operations. The proposed vertical FTJ has the potential to meet the high demands of emerging high-density memory and computing-in-memory (CiM) in the future.

IEEE ELECTRON DEVICE LETTERS (2022)

Article Engineering, Electrical & Electronic

Fatigue Mechanism of Antiferroelectric Hf0.1Zr0.9O2 Toward Endurance Immunity by Opposite Polarity Cycling Recovery (OPCR) for eDRAM

K. -Y. Hsiang, J. -Y. Lee, Z. -F. Lou, F. -S. Chang, Y. -C. Chen, Z. -X. Li, M. H. Liao, C. W. Liu, T. -H. Hou, P. Su, M. H. Lee

Summary: Opposite polarity cycling recovery (OPCR) technique is proposed to restore a fatigued antiferroelectric (AFE) capacitor back to its initial state, extending the endurance of AFE-RAM. A comprehensive model exclusive to AFE with unipolar cycling achieves unlimited endurance, and experimental results demonstrate that unipolar cycling with OPCR can accumulate 1012 cycles while maintaining nondegradation and complete restoration of remnant polarization (P-r). Furthermore, OPCR achieves a recovery time ratio of 0% (trecovery/tperiod), indicating no additional time is required for the recovery procedure.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2023)

Article Engineering, Electrical & Electronic

The Analysis of Multiwall Carbon Nanotubes as Through Silicon Via by Equivalent Circuit Model at Different Operating Temperatures in Multilayers Stacking Scheme

Y. -c. Chan, Nilabh Basu, T. -w. Chen, Y. -t. Tsai, H. -y. Lin, S. -c. Chen, M. -h. Lee, M. -h. Liao

Summary: This study presents an equivalent circuit model for carbon nanotubes (CNTs) as through silicon via (TSV) filling material, and investigates the electrical performance of multiwall CNTs in a multilayer stacking system under different operating temperatures. The results show that CNT TSV has more advantages than conventional filling material, copper, at high temperatures.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2023)

Article Materials Science, Multidisciplinary

The Advantages of Double Catalytic Layers for Carbon Nanotube Growth at Low Temperatures (<400 °C) in 3D Stacking and Power Applications

Hong-Yi Lin, Nilabh Basu, Min-Hung Lee, Sheng-Chi Chen, Ming-Han Liao

Summary: This study proposes and investigates a double catalytic layer scheme for the low temperature growth of carbon nanotubes (CNTs) on Co, Al, and Ti catalysts on a silicon substrate. The good quality of the CNTs is demonstrated through SEM and Raman spectroscopy analyses. This study contributes to the ongoing research on integrating semiconductors into packaging and power-related applications, evidenced by the low resistance (about 128 Omega) and high thermal conductivity (about 29.8 Wm(-1) K-1) of the developed CNTs.

COATINGS (2023)

Article Engineering, Electrical & Electronic

Reduction of Metal/Carbon Nano-Tubes Interface Contact Resistance by Floating Catalyst Growing Method and Semimetals

Y. -T. Tsai, Nilabh Basu, T. -W. Chen, Y. -C. Chan, H. -Y. Lin, S. -C. Chen, M. -H. Lee, M. -H. Liao

Summary: In this study, the contact resistance between CNTs and different metal electrodes (In, Cr, Cu, Ni, W, and Bi) grown by two methods (FCCVD and thin Fe metal CVD) was investigated. The results showed that CNTs grown by FCCVD had lower contact resistance compared to those grown by thin Fe metal CVD. The low contact resistance was attributed to the avoidance of metal-silicide formation between Si substrate and the metal catalyst film in FCCVD. Additionally, FCCVD resulted in higher CNT density in TSVs and reduced contact resistance, demonstrating its potential for 3-DICs. The use of metals with good wettability such as Bi also helped in reducing contact resistance.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2023)

Proceedings Paper Engineering, Electrical & Electronic

Performance Evaluation of AFeRAM under Low Temperature Operation

Yi-Chuan Chen, Yu-Chen Chen, Kuo-Yu Hsiang, Min-Hung Lee, Pin Su

Summary: In this study, the performance of Antiferroelectric-RAM (AFeRAM) under low temperature operation was evaluated. By using a nucleation limited switching (NLS)-based AFE model calibrated with experimental data from AFE HZO (Hf0.1Zr0.9O2), the operation of AFeRAM cells was investigated from 80K to 300K. The study suggests that operating AFeRAM at low temperatures may enhance sensing margin, read/write time, and energy efficiency.

2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM (2023)

Proceedings Paper Computer Science, Interdisciplinary Applications

Impact of Si-Based Interfacial Layer for Ferroelectric Memory

Siddheswar Maikap, Asim Senapati, Zhao-Feng Lou, Min-Hung Lee

Summary: The sputter deposited Si-based interfacial layer (IL) in the Ru/SiON(IL)/HZO/TiN structure exhibits a long endurance of more than 10(10) cycles, which is significantly higher than the 107 cycles for the memory without IL. The presence of controlled oxygen vacancy in the HZO film and oxygen in the SiON IL, as observed by the shift in coercive field (E-c), results in a good o-phase and lower leakage current, leading to a good 2Pr value of more than 28 mu C/cm(2).

2023 SILICON NANOELECTRONICS WORKSHOP, SNW (2023)

Proceedings Paper Engineering, Electrical & Electronic

NLS based Modeling of Temperature-dependent Phase Transition Characteristics for Antiferroelectric/Ferroelectric Hafnium Zirconium Oxides

Yu-Chen Chen, Kuo-Yu Hsiang, Min-Hung Lee, Pin Su

Summary: In this study, we have used NLS-based modeling and characterization to investigate the antiferroelectric/ferroelectric (AFE/FE) properties of Hf1-xZrxO2 (HZO) at low temperatures down to 80K. Our generalized NLS model successfully captures the temperature-dependent phase transition behavior of AFE/FE HZO, which explains the observed temperature dependence of polarization. The distributions and temperature dependences of the back-switching field and effective activation field are found to be crucial. Our model is significant for HZO with specific AFE and FE properties, providing potential benefits for future memory applications.

2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT (2023)

Proceedings Paper Engineering, Multidisciplinary

Cryogenic Endurance of Anti-ferroelectric and Ferroelectric Hf1-xZrxO2 for Quantum Computing Applications

K. -Y. Hsiang, J. -Y. Lee, Z. -F. Lou, F. -S. Chang, Z. -X. Li, C. W. Liu, T. -H. Hou, P. Su, M. H. Lee

Summary: The cryogenic endurance of AFE and FE Hf1-xZrxO2 capacitors was investigated for approximately 10^10 cycles (80K). Furthermore, the AFE capacitor exhibited a high speed response with approximately 80% normalized switching 2Pr,sw for tp=1μs compared to approximately 60% for the FE capacitor at 80K.

2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS (2023)

No Data Available