4.4 Article

Vertical 3D gallium nitride field-effect transistors based on fin structures with inverted p-doped channel

Journal

SEMICONDUCTOR SCIENCE AND TECHNOLOGY
Volume 36, Issue 1, Pages -

Publisher

IOP Publishing Ltd
DOI: 10.1088/1361-6641/abc5ff

Keywords

gallium nitride; field-effect transistor; vertical electronics; nanostructures

Funding

  1. Deutsche Forschungsgesellschaft (DFG, German Research Formation) within the project '3D Concepts for Gallium Nitride Electroncis' [284575374]
  2. Deutsche Forschungsgesellschaft (DFG, German Research Formation) under Germany's Excellence Strategy [EXC-2123, 390837967]

Ask authors/readers for more resources

This paper demonstrates the first vertical field-effect transistor based on GaN fin structures with an inverted p-doped channel layer. A top-down hybrid etching approach was applied to fabricate regular fields of GaN fins with smooth sidewalls, allowing the introduction of arbitrary doping profiles along the channel without regrowth. The vertical npn-doping profile enables normally-off operation with an increased threshold voltage, while the 3D gate design creates a narrow vertical electron channel close to the interface for good gate control and low leakage currents.
This paper demonstrates the first vertical field-effect transistor based on gallium nitride (GaN) fin structures with an inverted p-doped channel layer. A top-down hybrid etching approach combining inductively coupled plasma reactive ion etching and KOH-based wet etching was applied to fabricate regular fields of GaN fins with smooth a-plane sidewalls. The obtained morphologies are explained using a cavity step-flow model. A 3D processing scheme has been developed and evaluated via focussed ion beam cross-sections. The top-down approach allows the introduction of arbitrary doping profiles along the channel without regrowth, enabling the modulation of the channel properties and thus increasing the flexibility of the device concept. Here, a vertical npn-doping profile was used to achieve normally-off operation with an increased threshold voltage as high as 2.65 V. The p-doped region and the 3D gate wrapped around the sidewalls create a very narrow vertical electron channel close to the interface between dielectric and semiconductor, resulting in good electrostatic gate control, low leakage currents through the inner fin core and high sensitivity to the interface between GaN and gate oxide. Hydrodynamic transport simulations were carried out and show good agreement with the performed current-voltage and capacitance-voltage measurements. The simulation indicates a reduced channel mobility which we attribute to interface scattering being particularly relevant in narrow channels. We also demonstrate the existence of oxide and interface traps with an estimated sheet density of 3.2 x 10(12) cm(-2) related to the Al2O3 gate dielectric causing an increased subthreshold swing. Thus, improving the interface quality is essential to reach the full potential of the presented vertical 3D transistor concept.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.4
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available