Design and Analysis of SRAM cell using Body Bias Controller for Low Power Applications
Published 2020 View Full Article
- Home
- Publications
- Publication Search
- Publication Details
Title
Design and Analysis of SRAM cell using Body Bias Controller for Low Power Applications
Authors
Keywords
-
Journal
CIRCUITS SYSTEMS AND SIGNAL PROCESSING
Volume -, Issue -, Pages -
Publisher
Springer Science and Business Media LLC
Online
2020-11-20
DOI
10.1007/s00034-020-01578-5
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- A New 7T SRAM Cell in Sub-Threshold Region with a High Performance and a Small Area with Bit Interleaving Capability
- (2019) Maryam Nobakht et al. IET Circuits Devices & Systems
- Analytical modelling and design of 9T SRAM cell with leakage control technique
- (2019) Jitendra Kumar Mishra et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Performance Recovery of Dynamic Feedback-Linearization Methods for Multivariable Nonlinear Systems
- (2019) Yuanqing Wu et al. IEEE TRANSACTIONS ON AUTOMATIC CONTROL
- Two Novel Ultra-Low-Power SRAM Cells with Separate Read and Write Path
- (2018) Shokoufeh Naghizadeh et al. CIRCUITS SYSTEMS AND SIGNAL PROCESSING
- Digitally Assisted On-Chip Body Bias Tuning Scheme for Ultra Low-Power VLSI Systems
- (2018) Hayate Okuhara et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- Design of highly reliable energy-efficient SEU tolerant 10T SRAM cell
- (2018) C.I. Kumar et al. ELECTRONICS LETTERS
- A Compact-Area Low-VDDmin 6T SRAM With Improvement in Cell Stability, Read Speed, and Write Margin Using a Dual-Split-Control-Assist Scheme
- (2017) Meng-Fan Chang et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- Modeling and Mitigation of Static Noise Margin Variation in Subthreshold SRAM Cells
- (2017) Nan Zheng et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors
- (2017) G. Torrens et al. IEEE Transactions on Emerging Topics in Computing
- Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications
- (2016) Soumitra Pal et al. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
- Single-Ended Boost-Less (SE-BL) 7T Process Tolerant SRAM Design in Sub-threshold Regime for Ultra-Low-Power Applications
- (2015) C. B. Kushwah et al. CIRCUITS SYSTEMS AND SIGNAL PROCESSING
- An Ultra-Low-Power 9T SRAM Cell Based on Threshold Voltage Techniques
- (2015) Majid Moghaddam et al. CIRCUITS SYSTEMS AND SIGNAL PROCESSING
- Design of an Ultra-low Voltage 9T SRAM With Equalized Bitline Leakage and CAM-Assisted Energy Efficiency Improvement
- (2015) Bo Wang et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- An 8T Low-Voltage and Low-Leakage Half-Selection Disturb-Free SRAM Using Bulk-CMOS and FinFETs
- (2014) IEEE TRANSACTIONS ON ELECTRON DEVICES
- A Body Bias Generator with Low Supply Voltage for Within-Die Variability Compensation
- (2014) Norihiro KAMAE et al. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUT
- X-Calibration: A Technique for Combating Excessive Bitline Leakage Current in Nanometer SRAM Designs
- (2008) Ya-Chun Lai et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
Publish scientific posters with Peeref
Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.
Learn MoreAdd your recorded webinar
Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.
Upload Now