4.6 Article

Investigating Ferroelectric Minor Loop Dynamics and History Effect-Part II: Physical Modeling and Impact on Neural Network Training

Journal

IEEE TRANSACTIONS ON ELECTRON DEVICES
Volume 67, Issue 9, Pages 3598-3604

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TED.2020.3009956

Keywords

Ferroelectric; history effect; in situ training; minor loop; neural network; synaptic device

Funding

  1. Applications and Systems Driven Center for Energy-Efficient Integrated Nanotechnologies (ASCENT), one of the six Semiconductor Research Corporation/Defense Advanced Research Projects Agency (SRC/DARPA) Joint University Microelectronics Program (JUMP) Cente

Ask authors/readers for more resources

Doped HfO2-based ferroelectric field-effect transistor (FeFET) is being actively explored as an emerging nonvolatile memory device with the potential for in-memory computing. In this work, we identify a new challenge of ferroelectric partial switching, namely history effect in minor loop dynamics. We experimentally demonstrate the minor loop dynamics in both ferroelectric capacitor (FeCap) and 28-nm FeFET in Part I. In this article, a physics-based phase-field multidomain switching model is used to understand the origin. Even though the device may have the same polarization state that is externally observable, its internal domain configuration varies depending on its history. We model such history effect into the FeFET-based neural network simulation and analyze its negative impact on the training accuracy and then propose a possible mitigation strategy.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

Article Multidisciplinary Sciences

Antiferroelectric negative capacitance from a structural phase transition in zirconia

Michael Hoffmann, Zheng Wang, Nujhat Tasneem, Ahmad Zubair, Prasanna Venkatesan Ravindran, Mengkun Tian, Anthony Arthur Gaskell, Dina Triyoso, Steven Consiglio, Kandabara Tapily, Robert Clark, Jae Hur, Sai Surya Kiran Pentapati, Sung Kyu Lim, Milan Dopita, Shimeng Yu, Winston Chern, Josh Kacher, Sebastian E. Reyes-Lillo, Dimitri Antoniadis, Jayakanth Ravichandran, Stefan Slesazeck, Thomas Mikolajick, Asif Islam Khan

Summary: Crystalline materials with broken inversion symmetry can exhibit spontaneous electric polarization, which can transform a non-polar phase into a polar phase by the application of an electric field. The antiferroelectric transition in ZrO2 causes a negative capacitance, which has potential applications in electronics.

NATURE COMMUNICATIONS (2022)

Article Computer Science, Hardware & Architecture

Analog-to-Digital Converter Design Exploration for Compute-in-Memory Accelerators

Hongwu Jiang, Wantong Li, Shanshi Huang, Stefan Cosemans, Francky Catthoor, Shimeng Yu

Summary: This article comprehensively investigates ADC design for compute-in-memory array and shows that 6-bit precision is sufficient to guarantee accuracy for large arrays, achieving the best tradeoff between hardware performance and area overhead compared to prior designs.

IEEE DESIGN & TEST (2022)

Article Nanoscience & Nanotechnology

Local Epitaxial Templating Effects in Ferroelectric and Antiferroelectric ZrO2

Kisung Chae, Sarah F. Lombardo, Nujhat Tasneem, Mengkun Tian, Harish Kumarasubramanian, Jae Hur, Winston Chern, Shimeng Yu, Claudia Richter, Patrick D. Lomenzo, Michael Hoffmann, Uwe Schroeder, Dina Triyoso, Steven Consiglio, Kanda Tapily, Robert Clark, Gert Leusink, Nazanin Bassiri-Gharb, Prab Bandaru, Jayakanth Ravichandran, Andrew Kummel, Kyeongjae Cho, Josh Kacher, Asif Islam Khan

Summary: Investigating nanoscale polycrystalline thin-film heterostructures is crucial for understanding the crystalline orientation and functional response in microelectronics. However, characterizing microstructural correlations at a statistically meaningful scale has been challenging. In this study, a high-throughput method based on nanobeam electron diffraction technique was introduced to investigate the orientational relations and correlations between crystallinity of materials in polycrystalline heterostructures over a length scale of microns.

ACS APPLIED MATERIALS & INTERFACES (2022)

Article Engineering, Electrical & Electronic

GP3D: 3D NAND Based In-Memory Graph Processing Accelerator

Wonbo Shim, Shimeng Yu

Summary: In this work, the authors propose GP3D, a 3D NAND based processing-in-memory accelerator for highly parallel and energy efficient graph processing. The architecture utilizes the ultra-high density of 3D NAND to store large scale graphs in a single die, and enables efficient processing through vector-matrix multiplication operations. GP3D also leverages ternary content addressable memory (TCAM) to process graphs in compressed format, reducing data loading burdens and improving latency and energy efficiency. Evaluation using a custom designed graph processing simulator shows significant speed and energy efficiency improvements compared to GPU-based systems.

IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (2022)

Article Engineering, Electrical & Electronic

ENNA: An Efficient Neural Network Accelerator Design Based on ADC-Free Compute-In-Memory Subarrays

Hongwu Jiang, Shanshi Huang, Wantong Li, Shimeng Yu

Summary: Compute-in-memory (CIM) is a promising hardware acceleration solution for machine learning that integrates computation directly into memory, but the challenge of analog-to-digital converters (ADCs) in CIM designs has been a major concern. This study proposes a novel CIM architecture called ENNA, which uses an ADC-free subarray design and a pulse-width modulation (PWM) input encoding scheme for improved performance. Evaluation results demonstrate high energy efficiency and throughput on various DNN models, and a heterogeneous 3D integration scheme further enhances performance and reduces area overhead.

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS (2023)

Article Engineering, Electrical & Electronic

Machine Learning-Assisted Statistical Variation Analysis of Ferroelectric Transistor: From Experimental Metrology to Adaptive Modeling

Gihun Choe, Prasanna Venkatesan Ravindran, Jae Hur, Maximilian Lederer, Andre Reck, Asif Khan, Shimeng Yu

Summary: We propose a novel machine learning-assisted approach to investigate the variability of ferroelectric field-effect transistor (FeFET) for technology pathfinding. The atomic intragranular misorientation of Si-doped HfO2 thin film is measured and transformed into a polarization map. With the polarization variation (PV) modeled in technology computer-aided design (TCAD), a neural network model is trained for FeFET analysis and shows high accuracy and faster simulation time compared to TCAD. Transfer learning is also applied to reduce the number of training datasets for fully depleted silicon-on-insulator (FDSOI) FeFET.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2023)

Article Engineering, Electrical & Electronic

Scalable In-Memory Clustered Annealer With Temporal Noise of Charge Trap Transistor for Large Scale Travelling Salesman Problems

Anni Lu, Jae Hur, Yuan-Chun Luo, Hai Li, Dmitri E. Nikonov, Ian A. Young, Yang-Kyu Choi, Shimeng Yu

Summary: This paper proposes scalable in-memory annealers to solve large-scale travelling salesman problems (TSP) using crossbar arrays of FinFET based charge trap transistors. Two hardware implementations are used: Hopfield neural network (HNN) based design and index-based design. Hierarchical clustering algorithms are adopted to overcome scalability challenge and speed up system convergence.

IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS (2023)

Article Nanoscience & Nanotechnology

Cryogenic Storage Memory with High-Speed, Low-Power, and Long-Retention Performance

Jae Hur, Dongsuk Kang, Dong-Il Moon, Ji-Man Yu, Yang-Kyu Choi, Shimeng Yu

Summary: Cryogenic computing has gained attention for its applications in cloud computing, aerospace electronics, and quantum computing. This study introduces a cryogenic storage memory based on a charge-trap mechanism, which aims to achieve high-speed and low-power operation in a cryogenic environment. The experimental demonstration of a FinFET-structured cryogenic storage device shows improved retention and high-speed operation at 77 K. Benchmark simulation of an interface between a host microprocessor and solid-state-drive further confirms the significant improvements in latency and power of the cryogenic storage system compared to conventional cryogenic NAND flash.

ADVANCED ELECTRONIC MATERIALS (2023)

Article Engineering, Electrical & Electronic

Interfacial Oxide Layer Scavenging in Ferroelectric Hf0.5Zr0.5O2-Based MOS Structures With Ge Channel for Reduced Write Voltages

Chinsung Park, Harshil Kashyap, Dipjyoti Das, Jae Hur, Nujhat Tasneem, Sarah Lombardo, Nashrah Afroze, Winston Chern, Andrew C. Kummel, Shimeng Yu, Asif Islam Khan

Summary: Strategies to reduce the interfacial oxide layer thickness in ferroelectric Hf0.5Zr0.5O2 (HZO) metal-oxide-semiconductor capacitors on Ge and Si substrates were investigated. Changing the gate metal from W to Pt/Ti in Ge capacitors resulted in a 66% reduction of the coercive voltage and a 64% increase in capacitance, indicating interfacial layer thinning. High-resolution scanning transmission electron microscopy (HR-STEM) showed no visible interfacial layer with Pt/Ti electrodes in Ge capacitors, suggesting oxygen scavenging. However, a smaller reduction of the coercive voltage was observed in Si capacitors with Pt/Ti electrodes.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2023)

Proceedings Paper Computer Science, Artificial Intelligence

Temporal Frame Filtering with Near-Pixel Compute for Autonomous Driving

Wantong Li, Qiucheng Wu, Janak Sharda, Shiyu Chang, Shimeng Yu

Summary: As computer vision techniques for autonomous driving become more complex, on-vehicle processors face increased burden. Near-pixel compute, a new paradigm, alleviates backend compute stress by bringing critical compute tasks closer to image sensors, resulting in improved energy efficiency and compute density.

2022 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2022): INTELLIGENT TECHNOLOGY IN THE POST-PANDEMIC ERA (2022)

Proceedings Paper Computer Science, Hardware & Architecture

Performance Benchmarking of Spin-Orbit Torque Magnetic RAM (SOT-MRAM) for Deep Neural Network (DNN) Accelerators

Yandong Luo, Piyush Kumar, Yu-Ching Liao, William Hwang, Fen Xue, Wilman Tsai, Shan X. Wang, Azad Naeemi, Shimeng Yu

Summary: In this paper, a system level evaluation is performed for DNN inference engines using SOT-MRAM, including compute-in-memory (CIM) paradigm and near-memory systolic array. The results show that SOT-MRAM can achieve 51% to 93% higher energy efficiency than SRAM for read-intensive CIM tasks at different nodes, and 17% higher energy efficiency for write-intensive systolic array tasks at 7nm node, when compared to SRAM global buffer.

2022 14TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2022) (2022)

Proceedings Paper Computer Science, Hardware & Architecture

In-Memory 3D NAND Flash Hyperdimensional Computing Engine for Energy-Efficient SARS-CoV-2 Genome Sequencing

Po-Kai Hsu, Shimeng Yu

Summary: This paper explores the feasibility of in-memory hyperdimensional computing on 3D NAND Flash for genome sequencing, with a focus on SARS-CoV-2 genome sequences. The results indicate that despite the non-idealities of 3D NAND Flash, the classification accuracy is robust, and the system performance achieves improvement in energy efficiency and area efficiency compared to PCM-based HDC engines.

2022 14TH IEEE INTERNATIONAL MEMORY WORKSHOP (IMW 2022) (2022)

Proceedings Paper Computer Science, Hardware & Architecture

Low-Frequency Noise Characteristics of BEOL-Compatible IWO Transistor

Yuan-Chun Luo, Huacheng Ye, Wriddhi Chakraborty, Jae Hur, Prasanna Venkatesan Ravindran, Asif Islam Khan, Suman Datta, Shimeng Yu

Summary: The low-frequency noise (LFN) characteristics of W-doped In2O3 (IWO) transistors with gate lengths ranging from 50nm to 500nm are presented. The IWO transistors exhibit comparable noise power spectral density to scaled front-end silicon transistors with equivalent gate lengths, indicating a high electrical integrity of the dielectric-channel interface for monolithic 3D integrated circuits.

2022 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW) (2022)

Article Computer Science, Hardware & Architecture

A Ferroelectric-Based Volatile/Non-Volatile Dual-Mode Buffer Memory for Deep Neural Network Accelerators

Yandong Luo, Yuan-Chun Luo, Shimeng Yu

Summary: A dual-mode buffer memory based on CMOS compatible HfZrO2 ferroelectric material is proposed for DNN accelerators, which can operate in both volatile eDRAM mode and non-volatile FeRAM mode. By optimizing buffer access energy, it significantly improves energy efficiency for both DNN training and inference.

IEEE TRANSACTIONS ON COMPUTERS (2022)

Article Automation & Control Systems

Nonvolatile Capacitive Crossbar Array for In-Memory Computing

Jae Hur, Yuan-Chun Luo, Anni Lu, Tzu-Han Wang, Shaolan Li, Asif Islam Khan, Shimeng Yu

Summary: This paper introduces capacitive crossbar arrays fabricated using ferroelectric materials, which have lower energy consumption and higher performance in memory computing compared to traditional resistive crossbar arrays, enabling stable weight pattern reprogramming. In addition, analog-shift-and-add circuits are designed for multibit weight summation, which outperform digital-shift-and-add circuits in terms of area and energy consumption.

ADVANCED INTELLIGENT SYSTEMS (2022)

No Data Available