4.6 Article

A Low Conduction Loss Modular Multilevel Converter Topology With DC Fault Blocking Capability and Reduced Capacitance

Journal

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/TCSII.2019.2932329

Keywords

Topology; Circuit faults; Insulated gate bipolar transistors; Bridge circuits; Capacitance; Fault currents; Capacitors; Capacitance reduction; fault protection; HVDC transmission; modular multilevel converters

Funding

  1. National Key Research and Development Program of China [2018YFB0904600]
  2. National Natural Science Foundation of China [51777124]

Ask authors/readers for more resources

A new modular multilevel converter (MMC) sub-module (SM) topology based on the reverse-blocking insulated gate bipolar transistor (RB-IGBT) is proposed in this brief for equipping the system with dc fault blocking capability. In addition, the proposed topology has lower conduction loss than all of the existing SM topologies with dc side fault blocking capability. By employing RB-IGBTs in the sub-module circuit, it is possible to change the fault current path to block the dc side fault without inserting extra semiconductor devices in the normal current path, thus reducing the conduction loss when compared to other topologies. A comparison between the proposed topology and the existing topologies in terms of components number, power loss and dc fault blocking capability is carried out to show the superiority of the proposed topology. To reduce the cost of the topology, a control strategy is introduced to reduce the capacitance of the proposed topology. By optimizing the amplitude of the second-order and fourth-order harmonic currents when injecting third-order harmonic voltage, the capacitance can be reduced to about 37% of that of the conventional method. To verify the dc side fault blocking capability and the effect of the proposed method, the controller hardware in the loop experiment based on RT-LAB is conducted. The reported study results confirm the dc side fault riding through capability of the proposed sub-module topology and the effectiveness of the proposed method is also validated.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available