A single-ended low leakage and low voltage 10T SRAM cell with high yield
Published 2020 View Full Article
- Home
- Publications
- Publication Search
- Publication Details
Title
A single-ended low leakage and low voltage 10T SRAM cell with high yield
Authors
Keywords
-
Journal
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
Volume -, Issue -, Pages -
Publisher
Springer Science and Business Media LLC
Online
2020-06-09
DOI
10.1007/s10470-020-01669-y
References
Ask authors/readers for more resources
Related references
Note: Only part of the references are listed.- Analytical modelling and design of 9T SRAM cell with leakage control technique
- (2019) Jitendra Kumar Mishra et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Internal write-back and read-before-write schemes to eliminate the disturbance to the half-selected cells in SRAMs
- (2018) Ghasem Pasandi et al. IET Circuits Devices & Systems
- A robust, ultra low-power, data-dependent-power-supplied 11T SRAM cell with expanded read/write stabilities for internet-of-things applications
- (2018) Vishal Sharma et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- Bitline Charge-Recycling SRAM Write Assist Circuitry for $V_{\mathrm{MIN}}$ Improvement and Energy Saving
- (2018) Hanwool Jeong et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- A 23-mW Face Recognition Processor with Mostly-Read 5T Memory in 40-nm CMOS
- (2017) Dongsuk Jeon et al. IEEE JOURNAL OF SOLID-STATE CIRCUITS
- Low-power and high-speed 13T SRAM cell using FinFETs
- (2017) Shilpa Saxena et al. IET Circuits Devices & Systems
- Design of a single-ended energy efficient data-dependent-write-assist dynamic (DDWAD) SRAM cell for improved stability and reliability
- (2016) Ajay Kumar Singh et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell
- (2016) C. B. Kushwah et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Low-leakage sub-threshold 9 T-SRAM cell in 14-nm FinFET technology
- (2016) Behzad Zeinali et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- A 22 nm FinFET based 6T-SRAM cell design with scaled supply voltage for increased read access time
- (2015) I. Manju et al. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING
- A Memory-Based Logic Block With Optimized-for-Read SRAM for Energy-Efficient Reconfigurable Computing Fabric
- (2015) Wen Yueh et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
- A near-threshold 7T SRAM cell with high write and read margins and low write time for sub-20nm FinFET technologies
- (2015) Mohammad Ansari et al. INTEGRATION-THE VLSI JOURNAL
- Statistical Analysis of Read Static Noise Margin for Near/Sub-Threshold SRAM Cell
- (2014) Roghayeh Saeidi et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS
- An 8T Low-Voltage and Low-Leakage Half-Selection Disturb-Free SRAM Using Bulk-CMOS and FinFETs
- (2014) IEEE TRANSACTIONS ON ELECTRON DEVICES
- A data aware 9T static random access memory cell for low power consumption and improved stability
- (2013) Ajay Kumar Singh et al. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS
- Reexamination of SRAM Cell Write Margin Definitions in View of Predicting the Distribution
- (2011) Hiroshi Makino et al. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS
Publish scientific posters with Peeref
Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.
Learn MoreAsk a Question. Answer a Question.
Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.
Get Started