Low-power algorithm for automatic topology generation for application-specific networks on chips

Published 2008 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
Low-power algorithm for automatic topology generation for application-specific networks on chips
Authors
Keywords
-
Journal
IET Computers and Digital Techniques
Volume 2, Issue 3, Pages 239
Publisher
Institution of Engineering and Technology (IET)
Online
2008-04-18
DOI
10.1049/iet-cdt:20070049

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Find Funding. Review Successful Grants.

Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.

Explore

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.