FPGA-Based 40.9-Gbits/s Masked AES With Area Optimization for Storage Area Network

Title
FPGA-Based 40.9-Gbits/s Masked AES With Area Optimization for Storage Area Network
Authors
Keywords
-
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2013-03-09
DOI
10.1109/tcsii.2012.2234891

Ask authors/readers for more resources

Find Funding. Review Successful Grants.

Explore over 25,000 new funding opportunities and over 6,000,000 successful grants.

Explore

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search