Architecting Efficient Interconnects for Large Caches with CACTI 6.0

Title
Architecting Efficient Interconnects for Large Caches with CACTI 6.0
Authors
Keywords
-
Journal
IEEE MICRO
Volume 28, Issue 1, Pages 69-79
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2008-03-06
DOI
10.1109/mm.2008.2

Ask authors/readers for more resources

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started