Transistor-Less Logic Circuits Implemented With 2-D Charge Density Wave Devices

Title
Transistor-Less Logic Circuits Implemented With 2-D Charge Density Wave Devices
Authors
Keywords
-
Journal
IEEE ELECTRON DEVICE LETTERS
Volume 39, Issue 9, Pages 1449-1452
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2018-07-24
DOI
10.1109/led.2018.2858244

Ask authors/readers for more resources

Discover Peeref hubs

Discuss science. Find collaborators. Network.

Join a conversation

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started