4.6 Article

Au-Free AlGaN/GaN Power Diode on 8-in Si Substrate With Gated Edge Termination

Journal

IEEE ELECTRON DEVICE LETTERS
Volume 34, Issue 8, Pages 1035-1037

Publisher

IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2013.2267933

Keywords

AlGaN/GaN Schottky diode; Au-free GaN-on-Si; edge termination; power rectifier

Ask authors/readers for more resources

High-performance AlGaN/GaN diodes are realized on 8-in Si wafers with Au-free CMOS-compatible technology. The diodes are cointegrated on the same substrate together with the AlGaN/GaN metal-insulator-semiconductor high electron mobility transistors and with only one extra lithographic step. The diode anode and the transistor gate are processed together and the same metallization is used for both, avoiding extra metal deposition dedicated to the Schottky junction. A gated edge termination allows obtaining low reverse leakage current ( within 1 mu A/mm at -600 V), which is several orders of magnitude lower than the one of conventional Schottky diodes processed on the same wafer. Recess is implemented at the anode, resulting in low diode turn-on voltage values (<0.5 V).

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

Article Physics, Applied

Imaging confined and bulk p-type/n-type carriers in (Al,Ga)N heterostructures with multiple quantum wells

A. Minj, M. Zhao, B. Bakeroot, K. Paredis

Summary: The current state of dopant assessment for the optimization of III-nitride-based heterostructures relies heavily on quantitative chemical analysis techniques, however, limitations exist due to poor activation of Mg, presence of O impurities, and amphoteric nature of carbon impurities. Exploitation of nanosize metal-semiconductor junction formed between the metallic scanning probe microscopy probe and III-nitride surface shows promise for carrier determination, especially in regions of interest requiring nanometer resolution.

APPLIED PHYSICS LETTERS (2021)

Article Engineering, Electrical & Electronic

Impact of Structural and Process Variations on the Time-Dependent OFF-State Breakdown of p-GaN Power HEMTs

M. Millesimo, N. Posthuma, Benoit Bakeroot, M. Borga, S. Decoutere, A. N. Tallarico

Summary: This article presents an extensive investigation of time-dependent drain breakdown in GaN-on-Si power HEMTs with p-GaN gate under long-term OFF-state stress, showing that the physical location of failure changes with variations in the gate-to-drain distance and field plates configuration. The role of process and structural variations in influencing the time-dependent breakdown is analyzed, with emphasis on the impact of gate-to-drain distances and field plate lengths on device robustness.

IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY (2021)

Article Engineering, Electrical & Electronic

High-Temperature Time-Dependent Gate Breakdown of p-GaN HEMTs

M. Millesimo, C. Fiegna, N. Posthuma, M. Borga, B. Bakeroot, S. Decoutere, A. N. Tallarico

Summary: This article conducts an in-depth high-temperature analysis of the long-term gate reliability in GaN-based power HEMTs with p-type gates. Three different isolation process options are proposed to improve time-dependent gate breakdown, compared through constant voltage stress tests. Results show different voltage dependencies for failure locations, requiring two field-acceleration fitting models for lifetime estimation. Additionally, gate time-to-failure exhibits a non-monotonous temperature dependency at given gate bias, showing positive/negative T-derivatives related to active gate area and isolation region failures.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2021)

Article Engineering, Electrical & Electronic

TCAD Modeling of the Dynamic $V_{TH}$ Hysteresis Under Fast Sweeping Characterization in p-GaN Gate HEMTs

A. N. Tallarico, M. Millesimo, B. Bakeroot, M. Borga, N. Posthuma, S. Decoutere, E. Sangiorgi, C. Fiegna

Summary: This study reports for the first time the TCAD modeling of dynamic threshold voltage shift in Schottky-type p-GaN gate HEMTs under fast sweeping characterization. The experimental characterization and TCAD simulations demonstrate that the dynamic V_TH hysteresis is mainly influenced by time-dependent hole charging/discharging processes in the floating p-GaN layer.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2022)

Article Physics, Applied

Study and characterization of GaN MOS capacitors: Planar vs trench topographies

K. Mukherjee, C. De Santi, S. You, K. Geens, M. Borga, S. Decoutere, B. Bakeroot, P. Diehle, F. Altmann, G. Meneghesso, E. Zanoni, M. Meneghini

Summary: This paper investigates the effect of planar etching treatment and trench formation on the performance of GaN-based MOS stacks. It is found that blanket etching the GaN surface does not degrade the robustness of the deposited dielectric layer. However, the addition of the trench etch improves reproducibility but results in a decrease in breakdown performance. Capacitance-voltage measurements reveal that as-grown planar capacitors have the lowest trapping, while trench capacitors have higher interface and bulk trapping. High resolution scanning transmission electron microscopy confirms an increased roughness at the GaN surface after blanket etching, correlated with higher density of interface traps.

APPLIED PHYSICS LETTERS (2022)

Article Physics, Applied

Epitaxial buffer structures grown on 200 mm engineering substrates for 1200 V E-mode HEMT application

Anurag Vohra, Karen Geens, Ming Zhao, Olga Syshchyk, Herwig Hahn, Dirk Fahle, Benoit Bakeroot, Dirk Wellekens, Benjamin Vanhove, Robert Langer, Stefaan Decoutere

Summary: In this study, the epitaxial growth of a GaN buffer structure with a hard breakdown voltage of >1200V on 200mm engineered poly-AlN substrates was successfully demonstrated. This achievement is significant for high voltage GaN-based power applications, such as electric cars.

APPLIED PHYSICS LETTERS (2022)

Article Engineering, Electrical & Electronic

Compact Modeling of Nonideal Trapping/Detrapping Processes in GaN Power Devices

N. Modolo, C. De Santi, G. Baratella, A. Bettini, M. Borga, N. Posthuma, B. Bakeroot, S. You, S. Decoutere, A. Bevilacqua, A. Neviani, G. Meneghesso, E. Zanoni, M. Meneghini

Summary: This article proposes a methodology for modeling the dynamic characteristics of GaN power HEMTs, considering the realistic trapping/detrapping kinetics described by stretched exponentials. The analysis accurately describes stretched-exponential transients and extracts the related parameters, and reproduces the stretched exponential behavior using multiple RC networks.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2022)

Article Engineering, Electrical & Electronic

High Threshold Voltage Enhancement-Mode Regrown p-GaN Gate HEMTs With a Robust Forward Time-Dependent Gate Breakdown Stability

Shun-Wei Tang, Zhen-Hong Huang, Szu-Chia Chen, Wei-Syuan Lin, Brice de Jaeger, Dirk Wellekens, Matteo Borga, Benoit Bakeroot, Stefaan Decoutere, Tian-Li Wu

Summary: In this work, we demonstrate enhancement-mode regrown p-GaN gate devices with high threshold voltage and robust forward time-dependent gate breakdown stability. The devices are fabricated with two different AlGaN barriers, and it is found that 7nm AlGaN barrier exhibits higher threshold voltage and gate breakdown voltage. Furthermore, the regrown p-GaN gate HEMTs show high operating voltage under high temperature and room temperature conditions.

IEEE ELECTRON DEVICE LETTERS (2022)

Article Engineering, Electrical & Electronic

Capture and emission time map to investigate the positive VTH shift in p-GaN power HEMTs

N. Modolo, M. Fregolent, F. Masin, A. Benato, A. Bettini, M. Buffolo, C. De Santi, M. Borga, N. Posthuma, B. Bakeroot, S. Decoutere, D. Vogrig, A. Neviani, G. Meneghesso, E. Zanoni, M. Meneghini

Summary: This paper investigates the threshold voltage instability of 100 V rated p-GaN power HEMTs for the first time. The study combines pulsed-IV measurements and capture and emission time (CET) MAPS, and explores a wide time window from 1 µs to 1000 s. The results show a non-monotonic Delta VTH shift, and provide insights into the physical properties of the traps responsible for the threshold shift at the AlGaN/GaN interface.

MICROELECTRONICS RELIABILITY (2022)

Article Engineering, Electrical & Electronic

Impact of doping and geometry on breakdown voltage of semi-vertical GaN-on-Si MOS capacitors

D. Favero, C. De Santi, K. Mukherjee, M. Borga, K. Geens, U. Chatterjee, B. Bakeroot, S. Decoutere, F. Rampazzo, G. Meneghesso, E. Zanoni, M. Meneghini

Summary: In order to develop reliable vertical GaN transistors, it is important to analyze the robustness of the gate stack as a function of process parameters and material properties. This study presents a detailed analysis of the breakdown performance of planar GaN-on-Si MOS capacitors. The results show that capacitors on p-GaN have better breakdown performance, while the presence of a trench structure significantly reduces the breakdown capabilities. Furthermore, the breakdown voltage is dependent on the area, with decreasing robustness for increasing dimensions, but independent of shape.

MICROELECTRONICS RELIABILITY (2022)

Article Engineering, Electrical & Electronic

TCAD-based design and verification of the components of a 200 V GaN-IC platform

Pavan Vudumula, Thibault Cosnier, Olga Syshchyk, Benoit Bakeroot, Stefaan Decoutere

Summary: This paper presents the TCAD-based design and verification of a 200 V GaN-on-SOI integrated circuits platform, which includes depletion-mode MIS-HEMTs and Gated-Edge-Termination Schottky barrier diodes (GET-SBDs). The platform also consists of low-voltage analog/logic devices and passive components to support the GaN ICs. Device simulations were validated through measurements of low voltage test structures, resulting in calibration of various parameters for HEMT and GET-SBD structures.

SOLID-STATE ELECTRONICS (2023)

Article Engineering, Electrical & Electronic

The Role of Frequency and Duty Cycle on the Gate Reliability of p-GaN HEMTs

M. Millesimo, M. Borga, B. Bakeroot, N. Posthuma, S. Decoutere, E. Sangiorgi, C. Fiegna, A. N. Tallarico

Summary: In this research, the impact of switching frequency and duty cycle on the performance of HEMTs was analyzed. It was found that reducing the frequency and duty cycle can increase the gate lifetime of HEMTs, which is beneficial for technology improvement and power circuit design.

IEEE ELECTRON DEVICE LETTERS (2022)

Article Engineering, Electrical & Electronic

Using Gate Leakage Conduction to Understand Positive Gate Bias Induced Threshold Voltage Shift in p-GaN Gate HEMTs

Shun-Wei Tang, Benoit Bakeroot, Zhen-Hong Huang, Szu-Chia Chen, Wei-Syuan Lin, Ting-Chun Lo, Matteo Borga, Dirk Wellekens, Niels Posthuma, Stefaan Decoutere, Tian-Li Wu

Summary: The gate current characteristics in AlGaN/GaN high electron mobility transistors (HEMTs) with a p-GaN gate were investigated to explain the threshold voltage shift. The intrinsic gate current conduction mechanisms were identified as thermionic emission (TE) in the AlGaN/GaN region at low bias range (2.5 V < V-G < 4 V) and trap-assisted tunneling (TAT) in the Schottky/p-GaN region at higher bias range (4 V < V-G < 7 V). The threshold voltage shift in the stress phase was found to be consistent with a trap level having an activation energy of E-A similar to 0.6 eV. A physical model considering TAT via hole transport was proposed to explain the negative V-TH shift.

IEEE TRANSACTIONS ON ELECTRON DEVICES (2023)

Proceedings Paper Engineering, Multidisciplinary

Gate Reliability of p-GaN Power HEMTs Under Pulsed Stress Condition

M. Millesimo, B. Bakeroot, M. Borga, N. Posthuma, S. Decoutere, E. Sangiorgi, C. Fiegna, A. N. Tallarico

Summary: A combined experimental and simulation analysis was conducted to study the gate reliability of GaN-HEMTs with p-type gate under pulse stress conditions. The study found that the time-dependent gate breakdown (TDGB) can be determined by the total ON-time and the number of pulses. The severity of degradation during transition phases depends on the OFF-time and transition time.

2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) (2022)

Proceedings Paper Engineering, Electrical & Electronic

Device optimization for 200V GaN-on-SOI Platform for Monolithicly Integrated Power Circuits

Olga Syshchyk, Thibault Cosnier, Zheng-Hong Huang, Deepthi Cingu, Dirk Wellekens, Anurag Vohra, Karen Geens, Pavan Vudumula, Urmimala Chatterjee, Stefaan Decoutere, Tian-Li Wu, Benoit Bakeroot

Summary: The device performance of monolithically integrated power Schottky barrier diodes (SBDs) and depletion-mode (D-mode) MIS HEMTs is studied in relation to the thickness of the gate dielectric, the gate-edge termination (GET) layer and AlGaN barrier. The results show that SBDs with 7.5-9.5 nm AlGaN barrier thickness and 25-35 nm GET thicknesses exhibit the lowest dynamic ON-resistance (RON). On the other hand, D-mode MIS-HEMTs with 5.5 nm AlGaN barrier thickness and 45 nm gate dielectric thickness demonstrate the best performance.

ESSDERC 2022 - IEEE 52ND EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC) (2022)

No Data Available