Demonstration of Tunneling FETs Based on Highly Scalable Vertical Silicon Nanowires

Published 2009 View Full Article

Authors

Keywords

Journal

IEEE ELECTRON DEVICE LETTERS

Volume 30, Issue 7, Pages 754-756

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Online

2009-05-27

DOI

10.1109/led.2009.2021079

Ask authors/readers for more resources

Publish scientific posters with Peeref

Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.

Learn More

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started

IEEE ELECTRON DEVICE LETTERS

Ask authors/readers for more resources

Protocol

Reagent

Reprint

Publish scientific posters with Peeref

Become a Peeref-certified reviewer