Journal
IEEE ELECTRON DEVICE LETTERS
Volume 29, Issue 4, Pages 386-388Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
DOI: 10.1109/LED.2008.917811
Keywords
erase; high-k; nonvolatile memory; program
Categories
Ask authors/readers for more resources
We have fabricated the [TaN-Ir3Si]-HfAlO-LaAlO3-Hf0.3O0.5N0.2-HfAlO-SiO2-Si double quantum-barrier charge-trapping memory device. Under fast 100 mu s and low +/- 8 V program/erase (P/E) condition, an initial memory window of 2.6 V and good extrapolated ten-year retention window of 1.9 V are achieved at 125 degrees C. Very small P/E retention decays of 64/22 mV/dec at 125 degrees C are measured due to double quantum barriers to confine the charges in deep-trapping-energy Hf0.3O0.5N0.2 well.
Authors
I am an author on this paper
Click your name to claim this paper and add it to your profile.
Reviews
Recommended
No Data Available