High-level interconnect model for the quantum logic array architecture

Title
High-level interconnect model for the quantum logic array architecture
Authors
Keywords
-
Publisher
Association for Computing Machinery (ACM)
Online
2008-04-08
DOI
10.1145/1330521.1330522

Ask authors/readers for more resources

Publish scientific posters with Peeref

Peeref publishes scientific posters from all research disciplines. Our Diamond Open Access policy means free access to content and no publication fees for authors.

Learn More

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search