An efficient design for reversible Wallace unsigned multiplier

Published 2018 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
An efficient design for reversible Wallace unsigned multiplier
Authors
Keywords
Reversible logic, Multiplier circuits, Wallace tree, Quantum computing, Nanotechnology
Journal
THEORETICAL COMPUTER SCIENCE
Volume -, Issue -, Pages -
Publisher
Elsevier BV
Online
2018-06-08
DOI
10.1016/j.tcs.2018.06.007

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.