Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies

Published 2015 View Full Article

  1. Home
  2. Publications
  3. Publication Search
  4. Publication Details
Title
Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies
Authors
Keywords
-
Journal
IEEE JOURNAL OF SOLID-STATE CIRCUITS
Volume 50, Issue 9, Pages 2061-2073
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2015-06-05
DOI
10.1109/jssc.2015.2433269

Ask authors/readers for more resources

Protocol

Community support

Reagent

Community support

Reprint

Contact the author

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now

Ask a Question. Answer a Question.

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started
Webinars Posters Questions Hubs Funding Journals Articles Connect Collections Reviewers About Us FAQs Mobile App Privacy Policy Terms of Use
© Peeref 2019-2024. All rights reserved.