Enhanced Efficiency 3D Convolution Based on Optimal FPGA Accelerator

Title
Enhanced Efficiency 3D Convolution Based on Optimal FPGA Accelerator
Authors
Keywords
-
Journal
IEEE Access
Volume 5, Issue -, Pages 6909-6916
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Online
2017-04-29
DOI
10.1109/access.2017.2699229

Ask authors/readers for more resources

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search

Add your recorded webinar

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now