4.6 Article

A MoS2-based coplanar neuron transistor for logic applications

Journal

NANOTECHNOLOGY
Volume 28, Issue 21, Pages -

Publisher

IOP PUBLISHING LTD
DOI: 10.1088/1361-6528/aa6b47

Keywords

molybdenum disulfide; neuron transistor; logic; neuromorphic

Funding

  1. Fundamental Research Funds for the Central Universities [ZYGX2016Z007, ZYGX2016KYQD129]
  2. NSFC [61404022, 6157030772]

Ask authors/readers for more resources

The human brain is an extremely complex system of 10(10)-10(11) neurons. To construct brain-like neuromorphic hardware, the. neuron unit should be implemented effectively. Here, we report a neuron transistor based on a. MoS2 flake, which has. summation and threshold functions similar to biological neurons and may act as a. basic neuron unit in neuromorphic hardware. The neuron transistor is composed of a floating gate and two control gates. A heavily doped silicon substrate serves as the floating gate, while the two control gates are capacitively coupled with the floating gate. The neuron transistor can be well controlled by the two control gates individually or simultaneously. The drain current can be modulated by the input voltages at the control gates. While the current response of the neuron transistor has a large dependence on the magnitude of the. input signal, it shows little dependence on the frequency of the. input signal. To demonstrate the potential neuromorphic application of the neuron transistor, functions including abacus-like function, AND logic and OR logic are realized in the neuron transistor.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.6
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

Article Engineering, Biomedical

Application of Deep Compression Technique in Spiking Neural Network Chip

Yanchen Liu, Kun Qian, Shaogang Hu, Kun An, Sheng Xu, Xitong Zhan, J. J. Wang, Rui Guo, Yuancong Wu, Tu-Pei Chen, Qi Yu, Yang Liu

IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS (2020)

Article Engineering, Electrical & Electronic

Spike-driven gated recurrent neural network processor for electrocardiogram arrhythmias detection realised in 55-nm CMOS technology

Yuancong Wu, Y. H. Liu, Shuang Liu, Q. Yu, T. P. Chen, Y. Liu

ELECTRONICS LETTERS (2020)

Article Engineering, Electrical & Electronic

Investigation of Electrical Noise Signal Triggered Resistive Switching and Its Implications

Jianxun Sun, Juan Boon Tan, Tupei Chen

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Engineering, Electrical & Electronic

HfOx-Based RRAM Device With Sandwich-Like Electrode for Thermal Budget Requirement

Jianxun Sun, Juan Boon Tan, Tupei Chen

IEEE TRANSACTIONS ON ELECTRON DEVICES (2020)

Article Computer Science, Artificial Intelligence

STBNN: Hardware-friendly spatio-temporal binary neural network with high pattern recognition accuracy

G. C. Qiao, S. G. Hu, T. P. Chen, L. M. Rong, N. Ning, Q. Yu, Y. Liu

NEUROCOMPUTING (2020)

Article Engineering, Electrical & Electronic

Design of a constant loop bandwidth phase-locked loop based on artificial neural network

Rui Guo, YuanCong Wu, ShaoGang Hu, Qi Yu, Tupei Chen, Yang Liu

Summary: This work introduces an LC-VCO based PLL frequency synthesizer with a neural network based loop bandwidth tracking technique, which can maintain a constant loop bandwidth over different operating frequencies.

IEICE ELECTRONICS EXPRESS (2021)

Article Materials Science, Multidisciplinary

Performance Enhancement of Transparent Amorphous IGZO Thin-Film Transistor Realized by Sputtered Amorphous AlOx Passivation Layer

Yuanbo Li, Jianxun Sun, Teddy Salim, Rongyue Liu, Tupei Chen

Summary: A high-mobility transparent Indium-Gallium-Zinc-Oxide (IGZO) thin-film transistor (TFT) with sputtered AlOx passivation layer was reported, showing improved field-effect mobility, on/off current ratio, and driving current. The formation of an interfacial layer between the IGZO and AlOx layers was crucial in enhancing the electrical performance. Reliability tests, including long-term exposure and positive bias illumination stress, also exhibited improved results.

ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY (2021)

Article Physics, Applied

Efficient and reconfigurable reservoir computing to realize alphabet pronunciation recognition based on processing-in-memory

Shuang Liu, Yuancong Wu, Canlong Xiong, Yihe Liu, Jing Yang, Q. Yu, S. G. Hu, T. P. Chen, Y. Liu

Summary: PIM technology enhances the performance of RC systems, demonstrated in this work using a PIM chip platform. Nonlinear dynamic system predictions and recognition tasks were carried out, saving 50% energy and requiring fewer operations compared to traditional RC systems.

APPLIED PHYSICS LETTERS (2021)

Article Computer Science, Artificial Intelligence

Quantized STDP-based online-learning spiking neural network

S. G. Hu, G. C. Qiao, T. P. Chen, Q. Yu, Y. Liu, L. M. Rong

Summary: In this study, a SNN based on STDP for online learning with weight quantization/binarization was developed. The quantized SNN achieved high recognition accuracy on the MNIST dataset with reduced storage requirements and improved computing efficiency. This approach can significantly save hardware costs and provide a trade-off between computational cost and performance.

NEURAL COMPUTING & APPLICATIONS (2021)

Article Materials Science, Multidisciplinary

A Large-Size HfO2 Based RRAM Structure Suitable for Integration of One RRAM with One InGaZnO Thin Film Transistor for Large-Area Applications

Y. B. Li, J. Zhang, J. X. Sun, T. P. Chen

Summary: This study aims to find a suitable HfO2-based resistive random-access memory (RRAM) structure for large-area applications and successfully inserts an ultrathin Al2O3 layer to achieve stable operations at low current levels.

ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY (2021)

Article Nanoscience & Nanotechnology

Epilepsy detection with artificial neural network based on as-fabricated neuromorphic chip platform

Y. H. Liu, L. Chen, X. W. Li, Y. C. Wu, S. Liu, J. J. Wang, S. G. Hu, Q. Yu, T. P. Chen, Y. Liu

Summary: This study proposes a lightweight automatic epilepsy detection system based on a neuromorphic chip, utilizing a neural network model for high-accuracy detection without the need for prior knowledge. The system shows high classification accuracy in tests and offers the possibility of epilepsy detection in wearable or portable devices.

AIP ADVANCES (2022)

Article Multidisciplinary Sciences

A dynamic AES cryptosystem based on memristive neural network

Y. A. Liu, L. Chen, X. W. Li, Y. L. Liu, S. G. Hu, Q. Yu, T. P. Chen, Y. Liu

Summary: This paper proposes an advanced encryption standard (AES) cryptosystem based on memristive neural network. The proposed algorithm shows higher security and robustness compared to conventional AES.

SCIENTIFIC REPORTS (2022)

Article Engineering, Biomedical

An Area- and Energy-Efficient Spiking Neural Network With Spike-Time-Dependent Plasticity Realized With SRAM Processing-in-Memory Macro and On-Chip Unsupervised Learning

Shuang Liu, J. J. Wang, J. T. Zhou, S. G. Hu, Q. Yu, T. P. Chen, Y. Liu

Summary: In this article, a spiking neural network (SNN) based on both SRAM processing-in-memory (PIM) macro and on-chip unsupervised learning with Spike-Time-Dependent Plasticity (STDP) is presented. The co-design of algorithm and hardware improves area and energy efficiency. The proposed macro utilizes charge sharing of capacitors for fully parallel operations and a programmable high-precision PIM threshold generator is designed to achieve low DNL and high linearity. With the combination of the hardware-friendly STDP algorithm, parallel WLs and PBLs, unsupervised learning and MNIST dataset recognition are realized.

IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS (2023)

Article Chemistry, Analytical

Ultra-High-Speed Accelerator Architecture for Convolutional Neural Network Based on Processing-in-Memory Using Resistive Random Access Memory

Hongzhe Wang, Junjie Wang, Hao Hu, Guo Li, Shaogang Hu, Qi Yu, Zhen Liu, Tupei Chen, Shijie Zhou, Yang Liu

Summary: This paper proposes an RRAM PIM accelerator architecture that does not use ADCs and DACs. Additionally, no additional memory usage is required to avoid the need for a large amount of data transportation in convolution computation. Partial quantization is introduced to reduce the accuracy loss. The proposed architecture can substantially reduce the overall power consumption and accelerate computation. The simulation results show that the image recognition rate for the CNN algorithm can reach 284 frames per second at 50 MHz using this architecture. The accuracy of the partial quantization remains almost unchanged compared to the algorithm without quantization.

SENSORS (2023)

Article Chemistry, Multidisciplinary

Transparent electronic and photoelectric synaptic transistors based on the combination of an InGaZnO channel and a TaOx gate dielectric

Yuanbo Li, Tupei Chen, Xin Ju, Teddy Salim

Summary: This study presents the fabrication of a transparent thin film transistor (TFT) using InGaZnO and TaOx, which exhibits various synaptic behaviors and high responsivity to light, indicating potential applications in neuromorphic systems.

NANOSCALE (2022)

No Data Available