Design of Testable Adder in Quantum‐dot Cellular Automata with Fault Secure Logic

Title
Design of Testable Adder in Quantum‐dot Cellular Automata with Fault Secure Logic
Authors
Keywords
Quantum-dot cellular automata (QCA), QCA defects, Parity preserving logic, Testability, Nano-electronics
Journal
MICROELECTRONICS JOURNAL
Volume 60, Issue -, Pages 1-12
Publisher
Elsevier BV
Online
2016-12-22
DOI
10.1016/j.mejo.2016.11.008

Ask authors/readers for more resources

Reprint

Contact the author

Add your recorded webinar

Do you already have a recorded webinar? Grow your audience and get more views by easily listing your recording on Peeref.

Upload Now

Become a Peeref-certified reviewer

The Peeref Institute provides free reviewer training that teaches the core competencies of the academic peer review process.

Get Started