Applying SMT-based verification to hardware/software partitioning in embedded systems

Title
Applying SMT-based verification to hardware/software partitioning in embedded systems
Authors
Keywords
Hardware/software co-design, Embedded systems, Partitioning, Binary integer programming, Genetic algorithm , Formal verification
Journal
DESIGN AUTOMATION FOR EMBEDDED SYSTEMS
Volume 20, Issue 1, Pages 1-19
Publisher
Springer Nature
Online
2015-04-21
DOI
10.1007/s10617-015-9163-z

Ask authors/readers for more resources

Reprint

Contact the author

Discover Peeref hubs

Discuss science. Find collaborators. Network.

Join a conversation

Find the ideal target journal for your manuscript

Explore over 38,000 international journals covering a vast array of academic fields.

Search