4.4 Article

Enhanced active-feedback frequency compensation with on-chip-capacitor reduction feature for amplifiers with large capacitive load

Journal

Publisher

WILEY
DOI: 10.1002/cta.2326

Keywords

active-feedback frequency compensation; compensation capacitor; current buffer; Miller compensation; multistage amplifier

Funding

  1. Research Grants Council of Hong Kong SAR Government [CUHK414113, CUHK14201515]
  2. Natural Science Foundation of Guangdong Province, China [2015A030313154]

Ask authors/readers for more resources

A large capacitive load amplifier with enhanced active-feedback frequency compensation is proposed in this paper. The enhancement is achieved through using a wide-bandwidth scalar circuit to increase the transconductance of the output stage so that the overall bandwidth of the amplifier can be extended considerably. Implemented in a standard CMOS 130-nm technology, with a supply of 0.7V and consuming 27A of current, the amplifier drives a load capacitor of 15nF. No on-chip resistor is needed; only a 0.91-pF compensation capacitor is used to maintain stability. The achieved gain-bandwidth product and phase margin are 1.28MHz and 66.9 degrees, respectively. Moreover, the slew rate is 0.263V/s. The active chip area is 0.0056mm(2). Copyright (c) 2017 John Wiley & Sons, Ltd.

Authors

I am an author on this paper
Click your name to claim this paper and add it to your profile.

Reviews

Primary Rating

4.4
Not enough ratings

Secondary Ratings

Novelty
-
Significance
-
Scientific rigor
-
Rate this paper

Recommended

No Data Available
No Data Available