A 12-bit 10-MS/s SAR ADC with a binary-window DAC switching scheme in 180-nm CMOS

Title
A 12-bit 10-MS/s SAR ADC with a binary-window DAC switching scheme in 180-nm CMOS
Authors
Keywords
-
Journal
Publisher
Wiley
Online
2017-10-18
DOI
10.1002/cta.2424

Ask authors/readers for more resources

Create your own webinar

Interested in hosting your own webinar? Check the schedule and propose your idea to the Peeref Content Team.

Create Now

Ask a Question. Answer a Question.

Quickly pose questions to the entire community. Debate answers and get clarity on the most important issues facing researchers.

Get Started